EESchema-LIBRARY Version 2.3 29/04/2008-12:24:20 # Converted with eagle2kicad.ulp Version 0.9 # Device count = 52 # # Dev Name: UDN2981A # Package Name: DIL18 # Dev Tech: 1 # Dev Prefix: IC # Gate count = 1 # DEF UDN2981A IC 0 40 Y Y 1 L N # Gate Name: 1 # Symbol Name: UDN2981A F0 "IC" -300 530 50 H V L B F1 "UDN2981A" -300 -600 50 H V L B F2 "uln-udn-DIL18" 0 150 50 H I C C DRAW P 2 1 0 0 -300 500 300 500 P 2 1 0 0 300 -500 300 500 P 2 1 0 0 300 -500 -300 -500 P 2 1 0 0 -300 500 -300 -500 X GND 10 500 -400 200 L 40 40 1 1 W X I1 1 -500 400 200 R 40 40 1 1 I X I2 2 -500 300 200 R 40 40 1 1 I X I3 3 -500 200 200 R 40 40 1 1 I X I4 4 -500 100 200 R 40 40 1 1 I X I5 5 -500 0 200 R 40 40 1 1 I X I6 6 -500 -100 200 R 40 40 1 1 I X I7 7 -500 -200 200 R 40 40 1 1 I X I8 8 -500 -300 200 R 40 40 1 1 I X O1 18 500 400 200 L 40 40 1 1 C X O2 17 500 300 200 L 40 40 1 1 C X O3 16 500 200 200 L 40 40 1 1 C X O4 15 500 100 200 L 40 40 1 1 C X O5 14 500 0 200 L 40 40 1 1 C X O6 13 500 -100 200 L 40 40 1 1 C X O7 12 500 -200 200 L 40 40 1 1 C X O8 11 500 -300 200 L 40 40 1 1 C X VS 9 -500 -400 200 R 40 40 1 1 P ENDDRAW ENDDEF # # Dev Name: UDN2981LW # Package Name: SO18W # Dev Tech: 1 # Dev Prefix: IC # Gate count = 1 # DEF UDN2981LW IC 0 40 Y Y 1 L N # Gate Name: 1 # Symbol Name: UDN2981A F0 "IC" -300 530 50 H V L B F1 "UDN2981LW" -300 -600 50 H V L B F2 "uln-udn-SO18W" 0 150 50 H I C C DRAW P 2 1 0 0 -300 500 300 500 P 2 1 0 0 300 -500 300 500 P 2 1 0 0 300 -500 -300 -500 P 2 1 0 0 -300 500 -300 -500 X GND 10 500 -400 200 L 40 40 1 1 W X I1 1 -500 400 200 R 40 40 1 1 I X I2 2 -500 300 200 R 40 40 1 1 I X I3 3 -500 200 200 R 40 40 1 1 I X I4 4 -500 100 200 R 40 40 1 1 I X I5 5 -500 0 200 R 40 40 1 1 I X I6 6 -500 -100 200 R 40 40 1 1 I X I7 7 -500 -200 200 R 40 40 1 1 I X I8 8 -500 -300 200 R 40 40 1 1 I X O1 18 500 400 200 L 40 40 1 1 C X O2 17 500 300 200 L 40 40 1 1 C X O3 16 500 200 200 L 40 40 1 1 C X O4 15 500 100 200 L 40 40 1 1 C X O5 14 500 0 200 L 40 40 1 1 C X O6 13 500 -100 200 L 40 40 1 1 C X O7 12 500 -200 200 L 40 40 1 1 C X O8 11 500 -300 200 L 40 40 1 1 C X VS 9 -500 -400 200 R 40 40 1 1 P ENDDRAW ENDDEF # # Dev Name: UDN2981SLW # Package Name: SO20W # Dev Tech: 1 # Dev Prefix: IC # Gate count = 1 # DEF UDN2981SLW IC 0 40 Y Y 1 L N # Gate Name: 1 # Symbol Name: UDN2981A F0 "IC" -300 530 50 H V L B F1 "UDN2981SLW" -300 -600 50 H V L B F2 "uln-udn-SO20W" 0 150 50 H I C C DRAW P 2 1 0 0 -300 500 300 500 P 2 1 0 0 300 -500 300 500 P 2 1 0 0 300 -500 -300 -500 P 2 1 0 0 -300 500 -300 -500 X GND 12 500 -400 200 L 40 40 1 1 W X I1 1 -500 400 200 R 40 40 1 1 I X I2 2 -500 300 200 R 40 40 1 1 I X I3 3 -500 200 200 R 40 40 1 1 I X I4 4 -500 100 200 R 40 40 1 1 I X I5 5 -500 0 200 R 40 40 1 1 I X I6 6 -500 -100 200 R 40 40 1 1 I X I7 7 -500 -200 200 R 40 40 1 1 I X I8 8 -500 -300 200 R 40 40 1 1 I X O1 20 500 400 200 L 40 40 1 1 C X O2 19 500 300 200 L 40 40 1 1 C X O3 18 500 200 200 L 40 40 1 1 C X O4 17 500 100 200 L 40 40 1 1 C X O5 16 500 0 200 L 40 40 1 1 C X O6 15 500 -100 200 L 40 40 1 1 C X O7 14 500 -200 200 L 40 40 1 1 C X O8 13 500 -300 200 L 40 40 1 1 C X VS 9 -500 -400 200 R 40 40 1 1 P ENDDRAW ENDDEF # # Dev Name: UDN2982A # Package Name: DIL18 # Dev Tech: 2 # Dev Prefix: IC # Gate count = 1 # DEF UDN2982A IC 0 40 Y Y 1 L N # Gate Name: 1 # Symbol Name: UDN2981A F0 "IC" -300 530 50 H V L B F1 "UDN2982A" -300 -600 50 H V L B F2 "uln-udn-DIL18" 0 150 50 H I C C DRAW P 2 1 0 0 -300 500 300 500 P 2 1 0 0 300 -500 300 500 P 2 1 0 0 300 -500 -300 -500 P 2 1 0 0 -300 500 -300 -500 X GND 10 500 -400 200 L 40 40 1 1 W X I1 1 -500 400 200 R 40 40 1 1 I X I2 2 -500 300 200 R 40 40 1 1 I X I3 3 -500 200 200 R 40 40 1 1 I X I4 4 -500 100 200 R 40 40 1 1 I X I5 5 -500 0 200 R 40 40 1 1 I X I6 6 -500 -100 200 R 40 40 1 1 I X I7 7 -500 -200 200 R 40 40 1 1 I X I8 8 -500 -300 200 R 40 40 1 1 I X O1 18 500 400 200 L 40 40 1 1 C X O2 17 500 300 200 L 40 40 1 1 C X O3 16 500 200 200 L 40 40 1 1 C X O4 15 500 100 200 L 40 40 1 1 C X O5 14 500 0 200 L 40 40 1 1 C X O6 13 500 -100 200 L 40 40 1 1 C X O7 12 500 -200 200 L 40 40 1 1 C X O8 11 500 -300 200 L 40 40 1 1 C X VS 9 -500 -400 200 R 40 40 1 1 P ENDDRAW ENDDEF # # Dev Name: UDN2982LW # Package Name: SO18W # Dev Tech: 2 # Dev Prefix: IC # Gate count = 1 # DEF UDN2982LW IC 0 40 Y Y 1 L N # Gate Name: 1 # Symbol Name: UDN2981A F0 "IC" -300 530 50 H V L B F1 "UDN2982LW" -300 -600 50 H V L B F2 "uln-udn-SO18W" 0 150 50 H I C C DRAW P 2 1 0 0 -300 500 300 500 P 2 1 0 0 300 -500 300 500 P 2 1 0 0 300 -500 -300 -500 P 2 1 0 0 -300 500 -300 -500 X GND 10 500 -400 200 L 40 40 1 1 W X I1 1 -500 400 200 R 40 40 1 1 I X I2 2 -500 300 200 R 40 40 1 1 I X I3 3 -500 200 200 R 40 40 1 1 I X I4 4 -500 100 200 R 40 40 1 1 I X I5 5 -500 0 200 R 40 40 1 1 I X I6 6 -500 -100 200 R 40 40 1 1 I X I7 7 -500 -200 200 R 40 40 1 1 I X I8 8 -500 -300 200 R 40 40 1 1 I X O1 18 500 400 200 L 40 40 1 1 C X O2 17 500 300 200 L 40 40 1 1 C X O3 16 500 200 200 L 40 40 1 1 C X O4 15 500 100 200 L 40 40 1 1 C X O5 14 500 0 200 L 40 40 1 1 C X O6 13 500 -100 200 L 40 40 1 1 C X O7 12 500 -200 200 L 40 40 1 1 C X O8 11 500 -300 200 L 40 40 1 1 C X VS 9 -500 -400 200 R 40 40 1 1 P ENDDRAW ENDDEF # # Dev Name: UDN2982SLW # Package Name: SO20W # Dev Tech: 2 # Dev Prefix: IC # Gate count = 1 # DEF UDN2982SLW IC 0 40 Y Y 1 L N # Gate Name: 1 # Symbol Name: UDN2981A F0 "IC" -300 530 50 H V L B F1 "UDN2982SLW" -300 -600 50 H V L B F2 "uln-udn-SO20W" 0 150 50 H I C C DRAW P 2 1 0 0 -300 500 300 500 P 2 1 0 0 300 -500 300 500 P 2 1 0 0 300 -500 -300 -500 P 2 1 0 0 -300 500 -300 -500 X GND 12 500 -400 200 L 40 40 1 1 W X I1 1 -500 400 200 R 40 40 1 1 I X I2 2 -500 300 200 R 40 40 1 1 I X I3 3 -500 200 200 R 40 40 1 1 I X I4 4 -500 100 200 R 40 40 1 1 I X I5 5 -500 0 200 R 40 40 1 1 I X I6 6 -500 -100 200 R 40 40 1 1 I X I7 7 -500 -200 200 R 40 40 1 1 I X I8 8 -500 -300 200 R 40 40 1 1 I X O1 20 500 400 200 L 40 40 1 1 C X O2 19 500 300 200 L 40 40 1 1 C X O3 18 500 200 200 L 40 40 1 1 C X O4 17 500 100 200 L 40 40 1 1 C X O5 16 500 0 200 L 40 40 1 1 C X O6 15 500 -100 200 L 40 40 1 1 C X O7 14 500 -200 200 L 40 40 1 1 C X O8 13 500 -300 200 L 40 40 1 1 C X VS 9 -500 -400 200 R 40 40 1 1 P ENDDRAW ENDDEF # # Dev Name: UDN2983A # Package Name: DIL18 # Dev Tech: 3 # Dev Prefix: IC # Gate count = 1 # DEF UDN2983A IC 0 40 Y Y 1 L N # Gate Name: 1 # Symbol Name: UDN2981A F0 "IC" -300 530 50 H V L B F1 "UDN2983A" -300 -600 50 H V L B F2 "uln-udn-DIL18" 0 150 50 H I C C DRAW P 2 1 0 0 -300 500 300 500 P 2 1 0 0 300 -500 300 500 P 2 1 0 0 300 -500 -300 -500 P 2 1 0 0 -300 500 -300 -500 X GND 10 500 -400 200 L 40 40 1 1 W X I1 1 -500 400 200 R 40 40 1 1 I X I2 2 -500 300 200 R 40 40 1 1 I X I3 3 -500 200 200 R 40 40 1 1 I X I4 4 -500 100 200 R 40 40 1 1 I X I5 5 -500 0 200 R 40 40 1 1 I X I6 6 -500 -100 200 R 40 40 1 1 I X I7 7 -500 -200 200 R 40 40 1 1 I X I8 8 -500 -300 200 R 40 40 1 1 I X O1 18 500 400 200 L 40 40 1 1 C X O2 17 500 300 200 L 40 40 1 1 C X O3 16 500 200 200 L 40 40 1 1 C X O4 15 500 100 200 L 40 40 1 1 C X O5 14 500 0 200 L 40 40 1 1 C X O6 13 500 -100 200 L 40 40 1 1 C X O7 12 500 -200 200 L 40 40 1 1 C X O8 11 500 -300 200 L 40 40 1 1 C X VS 9 -500 -400 200 R 40 40 1 1 P ENDDRAW ENDDEF # # Dev Name: UDN2983LW # Package Name: SO18W # Dev Tech: 3 # Dev Prefix: IC # Gate count = 1 # DEF UDN2983LW IC 0 40 Y Y 1 L N # Gate Name: 1 # Symbol Name: UDN2981A F0 "IC" -300 530 50 H V L B F1 "UDN2983LW" -300 -600 50 H V L B F2 "uln-udn-SO18W" 0 150 50 H I C C DRAW P 2 1 0 0 -300 500 300 500 P 2 1 0 0 300 -500 300 500 P 2 1 0 0 300 -500 -300 -500 P 2 1 0 0 -300 500 -300 -500 X GND 10 500 -400 200 L 40 40 1 1 W X I1 1 -500 400 200 R 40 40 1 1 I X I2 2 -500 300 200 R 40 40 1 1 I X I3 3 -500 200 200 R 40 40 1 1 I X I4 4 -500 100 200 R 40 40 1 1 I X I5 5 -500 0 200 R 40 40 1 1 I X I6 6 -500 -100 200 R 40 40 1 1 I X I7 7 -500 -200 200 R 40 40 1 1 I X I8 8 -500 -300 200 R 40 40 1 1 I X O1 18 500 400 200 L 40 40 1 1 C X O2 17 500 300 200 L 40 40 1 1 C X O3 16 500 200 200 L 40 40 1 1 C X O4 15 500 100 200 L 40 40 1 1 C X O5 14 500 0 200 L 40 40 1 1 C X O6 13 500 -100 200 L 40 40 1 1 C X O7 12 500 -200 200 L 40 40 1 1 C X O8 11 500 -300 200 L 40 40 1 1 C X VS 9 -500 -400 200 R 40 40 1 1 P ENDDRAW ENDDEF # # Dev Name: UDN2983SLW # Package Name: SO20W # Dev Tech: 3 # Dev Prefix: IC # Gate count = 1 # DEF UDN2983SLW IC 0 40 Y Y 1 L N # Gate Name: 1 # Symbol Name: UDN2981A F0 "IC" -300 530 50 H V L B F1 "UDN2983SLW" -300 -600 50 H V L B F2 "uln-udn-SO20W" 0 150 50 H I C C DRAW P 2 1 0 0 -300 500 300 500 P 2 1 0 0 300 -500 300 500 P 2 1 0 0 300 -500 -300 -500 P 2 1 0 0 -300 500 -300 -500 X GND 12 500 -400 200 L 40 40 1 1 W X I1 1 -500 400 200 R 40 40 1 1 I X I2 2 -500 300 200 R 40 40 1 1 I X I3 3 -500 200 200 R 40 40 1 1 I X I4 4 -500 100 200 R 40 40 1 1 I X I5 5 -500 0 200 R 40 40 1 1 I X I6 6 -500 -100 200 R 40 40 1 1 I X I7 7 -500 -200 200 R 40 40 1 1 I X I8 8 -500 -300 200 R 40 40 1 1 I X O1 20 500 400 200 L 40 40 1 1 C X O2 19 500 300 200 L 40 40 1 1 C X O3 18 500 200 200 L 40 40 1 1 C X O4 17 500 100 200 L 40 40 1 1 C X O5 16 500 0 200 L 40 40 1 1 C X O6 15 500 -100 200 L 40 40 1 1 C X O7 14 500 -200 200 L 40 40 1 1 C X O8 13 500 -300 200 L 40 40 1 1 C X VS 9 -500 -400 200 R 40 40 1 1 P ENDDRAW ENDDEF # # Dev Name: UDN2984A # Package Name: DIL18 # Dev Tech: 4 # Dev Prefix: IC # Gate count = 1 # DEF UDN2984A IC 0 40 Y Y 1 L N # Gate Name: 1 # Symbol Name: UDN2981A F0 "IC" -300 530 50 H V L B F1 "UDN2984A" -300 -600 50 H V L B F2 "uln-udn-DIL18" 0 150 50 H I C C DRAW P 2 1 0 0 -300 500 300 500 P 2 1 0 0 300 -500 300 500 P 2 1 0 0 300 -500 -300 -500 P 2 1 0 0 -300 500 -300 -500 X GND 10 500 -400 200 L 40 40 1 1 W X I1 1 -500 400 200 R 40 40 1 1 I X I2 2 -500 300 200 R 40 40 1 1 I X I3 3 -500 200 200 R 40 40 1 1 I X I4 4 -500 100 200 R 40 40 1 1 I X I5 5 -500 0 200 R 40 40 1 1 I X I6 6 -500 -100 200 R 40 40 1 1 I X I7 7 -500 -200 200 R 40 40 1 1 I X I8 8 -500 -300 200 R 40 40 1 1 I X O1 18 500 400 200 L 40 40 1 1 C X O2 17 500 300 200 L 40 40 1 1 C X O3 16 500 200 200 L 40 40 1 1 C X O4 15 500 100 200 L 40 40 1 1 C X O5 14 500 0 200 L 40 40 1 1 C X O6 13 500 -100 200 L 40 40 1 1 C X O7 12 500 -200 200 L 40 40 1 1 C X O8 11 500 -300 200 L 40 40 1 1 C X VS 9 -500 -400 200 R 40 40 1 1 P ENDDRAW ENDDEF # # Dev Name: UDN2984LW # Package Name: SO18W # Dev Tech: 4 # Dev Prefix: IC # Gate count = 1 # DEF UDN2984LW IC 0 40 Y Y 1 L N # Gate Name: 1 # Symbol Name: UDN2981A F0 "IC" -300 530 50 H V L B F1 "UDN2984LW" -300 -600 50 H V L B F2 "uln-udn-SO18W" 0 150 50 H I C C DRAW P 2 1 0 0 -300 500 300 500 P 2 1 0 0 300 -500 300 500 P 2 1 0 0 300 -500 -300 -500 P 2 1 0 0 -300 500 -300 -500 X GND 10 500 -400 200 L 40 40 1 1 W X I1 1 -500 400 200 R 40 40 1 1 I X I2 2 -500 300 200 R 40 40 1 1 I X I3 3 -500 200 200 R 40 40 1 1 I X I4 4 -500 100 200 R 40 40 1 1 I X I5 5 -500 0 200 R 40 40 1 1 I X I6 6 -500 -100 200 R 40 40 1 1 I X I7 7 -500 -200 200 R 40 40 1 1 I X I8 8 -500 -300 200 R 40 40 1 1 I X O1 18 500 400 200 L 40 40 1 1 C X O2 17 500 300 200 L 40 40 1 1 C X O3 16 500 200 200 L 40 40 1 1 C X O4 15 500 100 200 L 40 40 1 1 C X O5 14 500 0 200 L 40 40 1 1 C X O6 13 500 -100 200 L 40 40 1 1 C X O7 12 500 -200 200 L 40 40 1 1 C X O8 11 500 -300 200 L 40 40 1 1 C X VS 9 -500 -400 200 R 40 40 1 1 P ENDDRAW ENDDEF # # Dev Name: UDN2984SLW # Package Name: SO20W # Dev Tech: 4 # Dev Prefix: IC # Gate count = 1 # DEF UDN2984SLW IC 0 40 Y Y 1 L N # Gate Name: 1 # Symbol Name: UDN2981A F0 "IC" -300 530 50 H V L B F1 "UDN2984SLW" -300 -600 50 H V L B F2 "uln-udn-SO20W" 0 150 50 H I C C DRAW P 2 1 0 0 -300 500 300 500 P 2 1 0 0 300 -500 300 500 P 2 1 0 0 300 -500 -300 -500 P 2 1 0 0 -300 500 -300 -500 X GND 12 500 -400 200 L 40 40 1 1 W X I1 1 -500 400 200 R 40 40 1 1 I X I2 2 -500 300 200 R 40 40 1 1 I X I3 3 -500 200 200 R 40 40 1 1 I X I4 4 -500 100 200 R 40 40 1 1 I X I5 5 -500 0 200 R 40 40 1 1 I X I6 6 -500 -100 200 R 40 40 1 1 I X I7 7 -500 -200 200 R 40 40 1 1 I X I8 8 -500 -300 200 R 40 40 1 1 I X O1 20 500 400 200 L 40 40 1 1 C X O2 19 500 300 200 L 40 40 1 1 C X O3 18 500 200 200 L 40 40 1 1 C X O4 17 500 100 200 L 40 40 1 1 C X O5 16 500 0 200 L 40 40 1 1 C X O6 15 500 -100 200 L 40 40 1 1 C X O7 14 500 -200 200 L 40 40 1 1 C X O8 13 500 -300 200 L 40 40 1 1 C X VS 9 -500 -400 200 R 40 40 1 1 P ENDDRAW ENDDEF # # Dev Name: UDN6116AD # Package Name: SO16 # Dev Tech: '' # Dev Prefix: IC # Gate count = 1 # DEF UDN6116AD IC 0 40 Y Y 1 L N # Gate Name: 1 # Symbol Name: UDN6116A F0 "IC" -300 430 50 H V L B F1 "UDN6116AD" -300 -500 50 H V L B F2 "uln-udn-SO16" 0 150 50 H I C C DRAW P 2 1 0 0 -300 400 300 400 P 2 1 0 0 300 -400 300 400 P 2 1 0 0 300 -400 -300 -400 P 2 1 0 0 -300 400 -300 -400 X GND 8 -500 -300 200 R 40 40 1 1 W X I1 1 -500 300 200 R 40 40 1 1 I X I2 3 -500 200 200 R 40 40 1 1 I X I3 4 -500 100 200 R 40 40 1 1 I X I4 5 -500 0 200 R 40 40 1 1 I X I5 6 -500 -100 200 R 40 40 1 1 I X I6 7 -500 -200 200 R 40 40 1 1 I X O1 16 500 300 200 L 40 40 1 1 C X O2 14 500 200 200 L 40 40 1 1 C X O3 13 500 100 200 L 40 40 1 1 C X O4 12 500 0 200 L 40 40 1 1 C X O5 11 500 -100 200 L 40 40 1 1 C X O6 10 500 -200 200 L 40 40 1 1 C X VBB 9 500 -300 200 L 40 40 1 1 P ENDDRAW ENDDEF # # Dev Name: UDN6116AN # Package Name: DIL16 # Dev Tech: '' # Dev Prefix: IC # Gate count = 1 # DEF UDN6116AN IC 0 40 Y Y 1 L N # Gate Name: 1 # Symbol Name: UDN6116A F0 "IC" -300 430 50 H V L B F1 "UDN6116AN" -300 -500 50 H V L B F2 "uln-udn-DIL16" 0 150 50 H I C C DRAW P 2 1 0 0 -300 400 300 400 P 2 1 0 0 300 -400 300 400 P 2 1 0 0 300 -400 -300 -400 P 2 1 0 0 -300 400 -300 -400 X GND 8 -500 -300 200 R 40 40 1 1 W X I1 1 -500 300 200 R 40 40 1 1 I X I2 3 -500 200 200 R 40 40 1 1 I X I3 4 -500 100 200 R 40 40 1 1 I X I4 5 -500 0 200 R 40 40 1 1 I X I5 6 -500 -100 200 R 40 40 1 1 I X I6 7 -500 -200 200 R 40 40 1 1 I X O1 16 500 300 200 L 40 40 1 1 C X O2 14 500 200 200 L 40 40 1 1 C X O3 13 500 100 200 L 40 40 1 1 C X O4 12 500 0 200 L 40 40 1 1 C X O5 11 500 -100 200 L 40 40 1 1 C X O6 10 500 -200 200 L 40 40 1 1 C X VBB 9 500 -300 200 L 40 40 1 1 P ENDDRAW ENDDEF # # Dev Name: UDN6118A # Package Name: DIL18 # Dev Tech: '' # Dev Prefix: IC # Gate count = 1 # DEF UDN6118A IC 0 40 Y Y 1 L N # Gate Name: 1 # Symbol Name: UDN6118A F0 "IC" -300 530 50 H V L B F1 "UDN6118A" -300 -600 50 H V L B F2 "uln-udn-DIL18" 0 150 50 H I C C DRAW P 2 1 0 0 -300 500 300 500 P 2 1 0 0 300 -500 300 500 P 2 1 0 0 300 -500 -300 -500 P 2 1 0 0 -300 500 -300 -500 X GND 9 -500 -400 200 R 40 40 1 1 W X I1 1 -500 400 200 R 40 40 1 1 I X I2 2 -500 300 200 R 40 40 1 1 I X I3 3 -500 200 200 R 40 40 1 1 I X I4 4 -500 100 200 R 40 40 1 1 I X I5 5 -500 0 200 R 40 40 1 1 I X I6 6 -500 -100 200 R 40 40 1 1 I X I7 7 -500 -200 200 R 40 40 1 1 I X I8 8 -500 -300 200 R 40 40 1 1 I X O1 18 500 400 200 L 40 40 1 1 C X O2 17 500 300 200 L 40 40 1 1 C X O3 16 500 200 200 L 40 40 1 1 C X O4 15 500 100 200 L 40 40 1 1 C X O5 14 500 0 200 L 40 40 1 1 C X O6 13 500 -100 200 L 40 40 1 1 C X O7 12 500 -200 200 L 40 40 1 1 C X O8 11 500 -300 200 L 40 40 1 1 C X VBB 10 500 -400 200 L 40 40 1 1 P ENDDRAW ENDDEF # # Dev Name: ULN2001AD # Package Name: SO16 # Dev Tech: '' # Dev Prefix: IC # Gate count = 1 # DEF ULN2001AD IC 0 40 Y Y 1 L N # Gate Name: A # Symbol Name: 2001A F0 "IC" -300 430 50 H V L B F1 "ULN2001AD" -300 -600 50 H V L B F2 "uln-udn-SO16" 0 150 50 H I C C DRAW P 2 1 0 0 -300 400 300 400 P 2 1 0 0 300 -500 300 400 P 2 1 0 0 300 -500 -300 -500 P 2 1 0 0 -300 400 -300 -500 X CD+ 9 500 -400 200 L 40 40 1 1 P X GND 8 -500 -400 200 R 40 40 1 1 W X I1 1 -500 300 200 R 40 40 1 1 I X I2 2 -500 200 200 R 40 40 1 1 I X I3 3 -500 100 200 R 40 40 1 1 I X I4 4 -500 0 200 R 40 40 1 1 I X I5 5 -500 -100 200 R 40 40 1 1 I X I6 6 -500 -200 200 R 40 40 1 1 I X I7 7 -500 -300 200 R 40 40 1 1 I X O1 16 500 300 200 L 40 40 1 1 C X O2 15 500 200 200 L 40 40 1 1 C X O3 14 500 100 200 L 40 40 1 1 C X O4 13 500 0 200 L 40 40 1 1 C X O5 12 500 -100 200 L 40 40 1 1 C X O6 11 500 -200 200 L 40 40 1 1 C X O7 10 500 -300 200 L 40 40 1 1 C ENDDRAW ENDDEF # # Dev Name: ULN2001AN # Package Name: DIL16 # Dev Tech: '' # Dev Prefix: IC # Gate count = 1 # DEF ULN2001AN IC 0 40 Y Y 1 L N # Gate Name: A # Symbol Name: 2001A F0 "IC" -300 430 50 H V L B F1 "ULN2001AN" -300 -600 50 H V L B F2 "uln-udn-DIL16" 0 150 50 H I C C DRAW P 2 1 0 0 -300 400 300 400 P 2 1 0 0 300 -500 300 400 P 2 1 0 0 300 -500 -300 -500 P 2 1 0 0 -300 400 -300 -500 X CD+ 9 500 -400 200 L 40 40 1 1 P X GND 8 -500 -400 200 R 40 40 1 1 W X I1 1 -500 300 200 R 40 40 1 1 I X I2 2 -500 200 200 R 40 40 1 1 I X I3 3 -500 100 200 R 40 40 1 1 I X I4 4 -500 0 200 R 40 40 1 1 I X I5 5 -500 -100 200 R 40 40 1 1 I X I6 6 -500 -200 200 R 40 40 1 1 I X I7 7 -500 -300 200 R 40 40 1 1 I X O1 16 500 300 200 L 40 40 1 1 C X O2 15 500 200 200 L 40 40 1 1 C X O3 14 500 100 200 L 40 40 1 1 C X O4 13 500 0 200 L 40 40 1 1 C X O5 12 500 -100 200 L 40 40 1 1 C X O6 11 500 -200 200 L 40 40 1 1 C X O7 10 500 -300 200 L 40 40 1 1 C ENDDRAW ENDDEF # # Dev Name: ULN2002AD # Package Name: SO16 # Dev Tech: '' # Dev Prefix: IC # Gate count = 1 # DEF ULN2002AD IC 0 40 Y Y 1 L N # Gate Name: A # Symbol Name: 2001A F0 "IC" -300 430 50 H V L B F1 "ULN2002AD" -300 -600 50 H V L B F2 "uln-udn-SO16" 0 150 50 H I C C DRAW P 2 1 0 0 -300 400 300 400 P 2 1 0 0 300 -500 300 400 P 2 1 0 0 300 -500 -300 -500 P 2 1 0 0 -300 400 -300 -500 X CD+ 9 500 -400 200 L 40 40 1 1 P X GND 8 -500 -400 200 R 40 40 1 1 W X I1 1 -500 300 200 R 40 40 1 1 I X I2 2 -500 200 200 R 40 40 1 1 I X I3 3 -500 100 200 R 40 40 1 1 I X I4 4 -500 0 200 R 40 40 1 1 I X I5 5 -500 -100 200 R 40 40 1 1 I X I6 6 -500 -200 200 R 40 40 1 1 I X I7 7 -500 -300 200 R 40 40 1 1 I X O1 16 500 300 200 L 40 40 1 1 C X O2 15 500 200 200 L 40 40 1 1 C X O3 14 500 100 200 L 40 40 1 1 C X O4 13 500 0 200 L 40 40 1 1 C X O5 12 500 -100 200 L 40 40 1 1 C X O6 11 500 -200 200 L 40 40 1 1 C X O7 10 500 -300 200 L 40 40 1 1 C ENDDRAW ENDDEF # # Dev Name: ULN2002AN # Package Name: DIL16 # Dev Tech: '' # Dev Prefix: IC # Gate count = 1 # DEF ULN2002AN IC 0 40 Y Y 1 L N # Gate Name: A # Symbol Name: 2001A F0 "IC" -300 430 50 H V L B F1 "ULN2002AN" -300 -600 50 H V L B F2 "uln-udn-DIL16" 0 150 50 H I C C DRAW P 2 1 0 0 -300 400 300 400 P 2 1 0 0 300 -500 300 400 P 2 1 0 0 300 -500 -300 -500 P 2 1 0 0 -300 400 -300 -500 X CD+ 9 500 -400 200 L 40 40 1 1 P X GND 8 -500 -400 200 R 40 40 1 1 W X I1 1 -500 300 200 R 40 40 1 1 I X I2 2 -500 200 200 R 40 40 1 1 I X I3 3 -500 100 200 R 40 40 1 1 I X I4 4 -500 0 200 R 40 40 1 1 I X I5 5 -500 -100 200 R 40 40 1 1 I X I6 6 -500 -200 200 R 40 40 1 1 I X I7 7 -500 -300 200 R 40 40 1 1 I X O1 16 500 300 200 L 40 40 1 1 C X O2 15 500 200 200 L 40 40 1 1 C X O3 14 500 100 200 L 40 40 1 1 C X O4 13 500 0 200 L 40 40 1 1 C X O5 12 500 -100 200 L 40 40 1 1 C X O6 11 500 -200 200 L 40 40 1 1 C X O7 10 500 -300 200 L 40 40 1 1 C ENDDRAW ENDDEF # # Dev Name: ULN2003AD # Package Name: SO16 # Dev Tech: '' # Dev Prefix: IC # Gate count = 1 # DEF ULN2003AD IC 0 40 Y Y 1 L N # Gate Name: A # Symbol Name: 2001A F0 "IC" -300 430 50 H V L B F1 "ULN2003AD" -300 -600 50 H V L B F2 "uln-udn-SO16" 0 150 50 H I C C DRAW P 2 1 0 0 -300 400 300 400 P 2 1 0 0 300 -500 300 400 P 2 1 0 0 300 -500 -300 -500 P 2 1 0 0 -300 400 -300 -500 X CD+ 9 500 -400 200 L 40 40 1 1 P X GND 8 -500 -400 200 R 40 40 1 1 W X I1 1 -500 300 200 R 40 40 1 1 I X I2 2 -500 200 200 R 40 40 1 1 I X I3 3 -500 100 200 R 40 40 1 1 I X I4 4 -500 0 200 R 40 40 1 1 I X I5 5 -500 -100 200 R 40 40 1 1 I X I6 6 -500 -200 200 R 40 40 1 1 I X I7 7 -500 -300 200 R 40 40 1 1 I X O1 16 500 300 200 L 40 40 1 1 C X O2 15 500 200 200 L 40 40 1 1 C X O3 14 500 100 200 L 40 40 1 1 C X O4 13 500 0 200 L 40 40 1 1 C X O5 12 500 -100 200 L 40 40 1 1 C X O6 11 500 -200 200 L 40 40 1 1 C X O7 10 500 -300 200 L 40 40 1 1 C ENDDRAW ENDDEF # # Dev Name: ULN2003AN # Package Name: DIL16 # Dev Tech: '' # Dev Prefix: IC # Gate count = 1 # DEF ULN2003AN IC 0 40 Y Y 1 L N # Gate Name: A # Symbol Name: 2001A F0 "IC" -300 430 50 H V L B F1 "ULN2003AN" -300 -600 50 H V L B F2 "uln-udn-DIL16" 0 150 50 H I C C DRAW P 2 1 0 0 -300 400 300 400 P 2 1 0 0 300 -500 300 400 P 2 1 0 0 300 -500 -300 -500 P 2 1 0 0 -300 400 -300 -500 X CD+ 9 500 -400 200 L 40 40 1 1 P X GND 8 -500 -400 200 R 40 40 1 1 W X I1 1 -500 300 200 R 40 40 1 1 I X I2 2 -500 200 200 R 40 40 1 1 I X I3 3 -500 100 200 R 40 40 1 1 I X I4 4 -500 0 200 R 40 40 1 1 I X I5 5 -500 -100 200 R 40 40 1 1 I X I6 6 -500 -200 200 R 40 40 1 1 I X I7 7 -500 -300 200 R 40 40 1 1 I X O1 16 500 300 200 L 40 40 1 1 C X O2 15 500 200 200 L 40 40 1 1 C X O3 14 500 100 200 L 40 40 1 1 C X O4 13 500 0 200 L 40 40 1 1 C X O5 12 500 -100 200 L 40 40 1 1 C X O6 11 500 -200 200 L 40 40 1 1 C X O7 10 500 -300 200 L 40 40 1 1 C ENDDRAW ENDDEF # # Dev Name: ULN2004AD # Package Name: SO16 # Dev Tech: '' # Dev Prefix: IC # Gate count = 1 # DEF ULN2004AD IC 0 40 Y Y 1 L N # Gate Name: A # Symbol Name: 2001A F0 "IC" -300 430 50 H V L B F1 "ULN2004AD" -300 -600 50 H V L B F2 "uln-udn-SO16" 0 150 50 H I C C DRAW P 2 1 0 0 -300 400 300 400 P 2 1 0 0 300 -500 300 400 P 2 1 0 0 300 -500 -300 -500 P 2 1 0 0 -300 400 -300 -500 X CD+ 9 500 -400 200 L 40 40 1 1 P X GND 8 -500 -400 200 R 40 40 1 1 W X I1 1 -500 300 200 R 40 40 1 1 I X I2 2 -500 200 200 R 40 40 1 1 I X I3 3 -500 100 200 R 40 40 1 1 I X I4 4 -500 0 200 R 40 40 1 1 I X I5 5 -500 -100 200 R 40 40 1 1 I X I6 6 -500 -200 200 R 40 40 1 1 I X I7 7 -500 -300 200 R 40 40 1 1 I X O1 16 500 300 200 L 40 40 1 1 C X O2 15 500 200 200 L 40 40 1 1 C X O3 14 500 100 200 L 40 40 1 1 C X O4 13 500 0 200 L 40 40 1 1 C X O5 12 500 -100 200 L 40 40 1 1 C X O6 11 500 -200 200 L 40 40 1 1 C X O7 10 500 -300 200 L 40 40 1 1 C ENDDRAW ENDDEF # # Dev Name: ULN2004AN # Package Name: DIL16 # Dev Tech: '' # Dev Prefix: IC # Gate count = 1 # DEF ULN2004AN IC 0 40 Y Y 1 L N # Gate Name: A # Symbol Name: 2001A F0 "IC" -300 430 50 H V L B F1 "ULN2004AN" -300 -600 50 H V L B F2 "uln-udn-DIL16" 0 150 50 H I C C DRAW P 2 1 0 0 -300 400 300 400 P 2 1 0 0 300 -500 300 400 P 2 1 0 0 300 -500 -300 -500 P 2 1 0 0 -300 400 -300 -500 X CD+ 9 500 -400 200 L 40 40 1 1 P X GND 8 -500 -400 200 R 40 40 1 1 W X I1 1 -500 300 200 R 40 40 1 1 I X I2 2 -500 200 200 R 40 40 1 1 I X I3 3 -500 100 200 R 40 40 1 1 I X I4 4 -500 0 200 R 40 40 1 1 I X I5 5 -500 -100 200 R 40 40 1 1 I X I6 6 -500 -200 200 R 40 40 1 1 I X I7 7 -500 -300 200 R 40 40 1 1 I X O1 16 500 300 200 L 40 40 1 1 C X O2 15 500 200 200 L 40 40 1 1 C X O3 14 500 100 200 L 40 40 1 1 C X O4 13 500 0 200 L 40 40 1 1 C X O5 12 500 -100 200 L 40 40 1 1 C X O6 11 500 -200 200 L 40 40 1 1 C X O7 10 500 -300 200 L 40 40 1 1 C ENDDRAW ENDDEF # # Dev Name: ULN2064BD # Package Name: SO16 # Dev Tech: '' # Dev Prefix: IC # Gate count = 1 # DEF ULN2064BD IC 0 40 Y Y 1 L N # Gate Name: A # Symbol Name: 2064B F0 "IC" -300 430 50 H V L B F1 "ULN2064BD" -300 -600 50 H V L B F2 "uln-udn-SO16" 0 150 50 H I C C DRAW P 2 1 0 0 -300 400 300 400 P 2 1 0 0 300 -500 300 400 P 2 1 0 0 300 -500 -300 -500 P 2 1 0 0 -300 400 -300 -500 X GND@1 4 -500 -300 200 R 40 40 1 1 W X GND@2 5 -500 -400 200 R 40 40 1 1 W X GND@3 12 500 -400 200 L 40 40 1 1 W X GND@4 13 500 -300 200 L 40 40 1 1 W X I1 3 -500 200 200 R 40 40 1 1 I X I2 6 -500 100 200 R 40 40 1 1 I X I3 11 -500 0 200 R 40 40 1 1 I X I4 14 -500 -100 200 R 40 40 1 1 I X K1 1 -500 300 200 R 40 40 1 1 P X K2 8 500 300 200 L 40 40 1 1 P X O1 2 500 200 200 L 40 40 1 1 C X O2 7 500 100 200 L 40 40 1 1 C X O3 9 500 0 200 L 40 40 1 1 C X O4 16 500 -100 200 L 40 40 1 1 C ENDDRAW ENDDEF # # Dev Name: ULN2064BN # Package Name: DIL16 # Dev Tech: '' # Dev Prefix: IC # Gate count = 1 # DEF ULN2064BN IC 0 40 Y Y 1 L N # Gate Name: A # Symbol Name: 2064B F0 "IC" -300 430 50 H V L B F1 "ULN2064BN" -300 -600 50 H V L B F2 "uln-udn-DIL16" 0 150 50 H I C C DRAW P 2 1 0 0 -300 400 300 400 P 2 1 0 0 300 -500 300 400 P 2 1 0 0 300 -500 -300 -500 P 2 1 0 0 -300 400 -300 -500 X GND@1 4 -500 -300 200 R 40 40 1 1 W X GND@2 5 -500 -400 200 R 40 40 1 1 W X GND@3 12 500 -400 200 L 40 40 1 1 W X GND@4 13 500 -300 200 L 40 40 1 1 W X I1 3 -500 200 200 R 40 40 1 1 I X I2 6 -500 100 200 R 40 40 1 1 I X I3 11 -500 0 200 R 40 40 1 1 I X I4 14 -500 -100 200 R 40 40 1 1 I X K1 1 -500 300 200 R 40 40 1 1 P X K2 8 500 300 200 L 40 40 1 1 P X O1 2 500 200 200 L 40 40 1 1 C X O2 7 500 100 200 L 40 40 1 1 C X O3 9 500 0 200 L 40 40 1 1 C X O4 16 500 -100 200 L 40 40 1 1 C ENDDRAW ENDDEF # # Dev Name: ULN2065BD # Package Name: SO16 # Dev Tech: '' # Dev Prefix: IC # Gate count = 1 # DEF ULN2065BD IC 0 40 Y Y 1 L N # Gate Name: A # Symbol Name: 2064B F0 "IC" -300 430 50 H V L B F1 "ULN2065BD" -300 -600 50 H V L B F2 "uln-udn-SO16" 0 150 50 H I C C DRAW P 2 1 0 0 -300 400 300 400 P 2 1 0 0 300 -500 300 400 P 2 1 0 0 300 -500 -300 -500 P 2 1 0 0 -300 400 -300 -500 X GND@1 4 -500 -300 200 R 40 40 1 1 W X GND@2 5 -500 -400 200 R 40 40 1 1 W X GND@3 12 500 -400 200 L 40 40 1 1 W X GND@4 13 500 -300 200 L 40 40 1 1 W X I1 3 -500 200 200 R 40 40 1 1 I X I2 6 -500 100 200 R 40 40 1 1 I X I3 11 -500 0 200 R 40 40 1 1 I X I4 14 -500 -100 200 R 40 40 1 1 I X K1 1 -500 300 200 R 40 40 1 1 P X K2 8 500 300 200 L 40 40 1 1 P X O1 2 500 200 200 L 40 40 1 1 C X O2 7 500 100 200 L 40 40 1 1 C X O3 9 500 0 200 L 40 40 1 1 C X O4 16 500 -100 200 L 40 40 1 1 C ENDDRAW ENDDEF # # Dev Name: ULN2065BN # Package Name: DIL16 # Dev Tech: '' # Dev Prefix: IC # Gate count = 1 # DEF ULN2065BN IC 0 40 Y Y 1 L N # Gate Name: A # Symbol Name: 2064B F0 "IC" -300 430 50 H V L B F1 "ULN2065BN" -300 -600 50 H V L B F2 "uln-udn-DIL16" 0 150 50 H I C C DRAW P 2 1 0 0 -300 400 300 400 P 2 1 0 0 300 -500 300 400 P 2 1 0 0 300 -500 -300 -500 P 2 1 0 0 -300 400 -300 -500 X GND@1 4 -500 -300 200 R 40 40 1 1 W X GND@2 5 -500 -400 200 R 40 40 1 1 W X GND@3 12 500 -400 200 L 40 40 1 1 W X GND@4 13 500 -300 200 L 40 40 1 1 W X I1 3 -500 200 200 R 40 40 1 1 I X I2 6 -500 100 200 R 40 40 1 1 I X I3 11 -500 0 200 R 40 40 1 1 I X I4 14 -500 -100 200 R 40 40 1 1 I X K1 1 -500 300 200 R 40 40 1 1 P X K2 8 500 300 200 L 40 40 1 1 P X O1 2 500 200 200 L 40 40 1 1 C X O2 7 500 100 200 L 40 40 1 1 C X O3 9 500 0 200 L 40 40 1 1 C X O4 16 500 -100 200 L 40 40 1 1 C ENDDRAW ENDDEF # # Dev Name: ULN2066BD # Package Name: SO16 # Dev Tech: '' # Dev Prefix: IC # Gate count = 1 # DEF ULN2066BD IC 0 40 Y Y 1 L N # Gate Name: A # Symbol Name: 2064B F0 "IC" -300 430 50 H V L B F1 "ULN2066BD" -300 -600 50 H V L B F2 "uln-udn-SO16" 0 150 50 H I C C DRAW P 2 1 0 0 -300 400 300 400 P 2 1 0 0 300 -500 300 400 P 2 1 0 0 300 -500 -300 -500 P 2 1 0 0 -300 400 -300 -500 X GND@1 4 -500 -300 200 R 40 40 1 1 W X GND@2 5 -500 -400 200 R 40 40 1 1 W X GND@3 12 500 -400 200 L 40 40 1 1 W X GND@4 13 500 -300 200 L 40 40 1 1 W X I1 3 -500 200 200 R 40 40 1 1 I X I2 6 -500 100 200 R 40 40 1 1 I X I3 11 -500 0 200 R 40 40 1 1 I X I4 14 -500 -100 200 R 40 40 1 1 I X K1 1 -500 300 200 R 40 40 1 1 P X K2 8 500 300 200 L 40 40 1 1 P X O1 2 500 200 200 L 40 40 1 1 C X O2 7 500 100 200 L 40 40 1 1 C X O3 9 500 0 200 L 40 40 1 1 C X O4 16 500 -100 200 L 40 40 1 1 C ENDDRAW ENDDEF # # Dev Name: ULN2066BN # Package Name: DIL16 # Dev Tech: '' # Dev Prefix: IC # Gate count = 1 # DEF ULN2066BN IC 0 40 Y Y 1 L N # Gate Name: A # Symbol Name: 2064B F0 "IC" -300 430 50 H V L B F1 "ULN2066BN" -300 -600 50 H V L B F2 "uln-udn-DIL16" 0 150 50 H I C C DRAW P 2 1 0 0 -300 400 300 400 P 2 1 0 0 300 -500 300 400 P 2 1 0 0 300 -500 -300 -500 P 2 1 0 0 -300 400 -300 -500 X GND@1 4 -500 -300 200 R 40 40 1 1 W X GND@2 5 -500 -400 200 R 40 40 1 1 W X GND@3 12 500 -400 200 L 40 40 1 1 W X GND@4 13 500 -300 200 L 40 40 1 1 W X I1 3 -500 200 200 R 40 40 1 1 I X I2 6 -500 100 200 R 40 40 1 1 I X I3 11 -500 0 200 R 40 40 1 1 I X I4 14 -500 -100 200 R 40 40 1 1 I X K1 1 -500 300 200 R 40 40 1 1 P X K2 8 500 300 200 L 40 40 1 1 P X O1 2 500 200 200 L 40 40 1 1 C X O2 7 500 100 200 L 40 40 1 1 C X O3 9 500 0 200 L 40 40 1 1 C X O4 16 500 -100 200 L 40 40 1 1 C ENDDRAW ENDDEF # # Dev Name: ULN2067BD # Package Name: SO16 # Dev Tech: '' # Dev Prefix: IC # Gate count = 1 # DEF ULN2067BD IC 0 40 Y Y 1 L N # Gate Name: A # Symbol Name: 2064B F0 "IC" -300 430 50 H V L B F1 "ULN2067BD" -300 -600 50 H V L B F2 "uln-udn-SO16" 0 150 50 H I C C DRAW P 2 1 0 0 -300 400 300 400 P 2 1 0 0 300 -500 300 400 P 2 1 0 0 300 -500 -300 -500 P 2 1 0 0 -300 400 -300 -500 X GND@1 4 -500 -300 200 R 40 40 1 1 W X GND@2 5 -500 -400 200 R 40 40 1 1 W X GND@3 12 500 -400 200 L 40 40 1 1 W X GND@4 13 500 -300 200 L 40 40 1 1 W X I1 3 -500 200 200 R 40 40 1 1 I X I2 6 -500 100 200 R 40 40 1 1 I X I3 11 -500 0 200 R 40 40 1 1 I X I4 14 -500 -100 200 R 40 40 1 1 I X K1 1 -500 300 200 R 40 40 1 1 P X K2 8 500 300 200 L 40 40 1 1 P X O1 2 500 200 200 L 40 40 1 1 C X O2 7 500 100 200 L 40 40 1 1 C X O3 9 500 0 200 L 40 40 1 1 C X O4 16 500 -100 200 L 40 40 1 1 C ENDDRAW ENDDEF # # Dev Name: ULN2067BN # Package Name: DIL16 # Dev Tech: '' # Dev Prefix: IC # Gate count = 1 # DEF ULN2067BN IC 0 40 Y Y 1 L N # Gate Name: A # Symbol Name: 2064B F0 "IC" -300 430 50 H V L B F1 "ULN2067BN" -300 -600 50 H V L B F2 "uln-udn-DIL16" 0 150 50 H I C C DRAW P 2 1 0 0 -300 400 300 400 P 2 1 0 0 300 -500 300 400 P 2 1 0 0 300 -500 -300 -500 P 2 1 0 0 -300 400 -300 -500 X GND@1 4 -500 -300 200 R 40 40 1 1 W X GND@2 5 -500 -400 200 R 40 40 1 1 W X GND@3 12 500 -400 200 L 40 40 1 1 W X GND@4 13 500 -300 200 L 40 40 1 1 W X I1 3 -500 200 200 R 40 40 1 1 I X I2 6 -500 100 200 R 40 40 1 1 I X I3 11 -500 0 200 R 40 40 1 1 I X I4 14 -500 -100 200 R 40 40 1 1 I X K1 1 -500 300 200 R 40 40 1 1 P X K2 8 500 300 200 L 40 40 1 1 P X O1 2 500 200 200 L 40 40 1 1 C X O2 7 500 100 200 L 40 40 1 1 C X O3 9 500 0 200 L 40 40 1 1 C X O4 16 500 -100 200 L 40 40 1 1 C ENDDRAW ENDDEF # # Dev Name: ULN2068BD # Package Name: SO16 # Dev Tech: '' # Dev Prefix: IC # Gate count = 1 # DEF ULN2068BD IC 0 40 Y Y 1 L N # Gate Name: A # Symbol Name: 2068B F0 "IC" -300 530 50 H V L B F1 "ULN2068BD" -300 -700 50 H V L B F2 "uln-udn-SO16" 0 150 50 H I C C DRAW P 2 1 0 0 -300 500 300 500 P 2 1 0 0 300 -600 300 500 P 2 1 0 0 300 -600 -300 -600 P 2 1 0 0 -300 500 -300 -600 X GND@1 4 -500 -400 200 R 40 40 1 1 W X GND@2 5 -500 -500 200 R 40 40 1 1 W X GND@3 12 500 -500 200 L 40 40 1 1 W X GND@4 13 500 -400 200 L 40 40 1 1 W X I1 3 -500 100 200 R 40 40 1 1 I X I2 6 -500 0 200 R 40 40 1 1 I X I3 11 -500 -100 200 R 40 40 1 1 I X I4 15 -500 -200 200 R 40 40 1 1 I X K1 1 -500 400 200 R 40 40 1 1 P X K2 9 -500 300 200 R 40 40 1 1 P X O1 2 500 100 200 L 40 40 1 1 C X O2 8 500 0 200 L 40 40 1 1 C X O3 10 500 -100 200 L 40 40 1 1 C X O4 16 500 -200 200 L 40 40 1 1 C X VS 14 500 400 200 L 40 40 1 1 W ENDDRAW ENDDEF # # Dev Name: ULN2068BN # Package Name: DIL16 # Dev Tech: '' # Dev Prefix: IC # Gate count = 1 # DEF ULN2068BN IC 0 40 Y Y 1 L N # Gate Name: A # Symbol Name: 2068B F0 "IC" -300 530 50 H V L B F1 "ULN2068BN" -300 -700 50 H V L B F2 "uln-udn-DIL16" 0 150 50 H I C C DRAW P 2 1 0 0 -300 500 300 500 P 2 1 0 0 300 -600 300 500 P 2 1 0 0 300 -600 -300 -600 P 2 1 0 0 -300 500 -300 -600 X GND@1 4 -500 -400 200 R 40 40 1 1 W X GND@2 5 -500 -500 200 R 40 40 1 1 W X GND@3 12 500 -500 200 L 40 40 1 1 W X GND@4 13 500 -400 200 L 40 40 1 1 W X I1 3 -500 100 200 R 40 40 1 1 I X I2 6 -500 0 200 R 40 40 1 1 I X I3 11 -500 -100 200 R 40 40 1 1 I X I4 15 -500 -200 200 R 40 40 1 1 I X K1 1 -500 400 200 R 40 40 1 1 P X K2 9 -500 300 200 R 40 40 1 1 P X O1 2 500 100 200 L 40 40 1 1 C X O2 8 500 0 200 L 40 40 1 1 C X O3 10 500 -100 200 L 40 40 1 1 C X O4 16 500 -200 200 L 40 40 1 1 C X VS 14 500 400 200 L 40 40 1 1 W ENDDRAW ENDDEF # # Dev Name: ULN2069BD # Package Name: SO16 # Dev Tech: '' # Dev Prefix: IC # Gate count = 1 # DEF ULN2069BD IC 0 40 Y Y 1 L N # Gate Name: A # Symbol Name: 2068B F0 "IC" -300 530 50 H V L B F1 "ULN2069BD" -300 -700 50 H V L B F2 "uln-udn-SO16" 0 150 50 H I C C DRAW P 2 1 0 0 -300 500 300 500 P 2 1 0 0 300 -600 300 500 P 2 1 0 0 300 -600 -300 -600 P 2 1 0 0 -300 500 -300 -600 X GND@1 4 -500 -400 200 R 40 40 1 1 W X GND@2 5 -500 -500 200 R 40 40 1 1 W X GND@3 12 500 -500 200 L 40 40 1 1 W X GND@4 13 500 -400 200 L 40 40 1 1 W X I1 3 -500 100 200 R 40 40 1 1 I X I2 6 -500 0 200 R 40 40 1 1 I X I3 11 -500 -100 200 R 40 40 1 1 I X I4 15 -500 -200 200 R 40 40 1 1 I X K1 1 -500 400 200 R 40 40 1 1 P X K2 9 -500 300 200 R 40 40 1 1 P X O1 2 500 100 200 L 40 40 1 1 C X O2 8 500 0 200 L 40 40 1 1 C X O3 10 500 -100 200 L 40 40 1 1 C X O4 16 500 -200 200 L 40 40 1 1 C X VS 14 500 400 200 L 40 40 1 1 W ENDDRAW ENDDEF # # Dev Name: ULN2069BN # Package Name: DIL16 # Dev Tech: '' # Dev Prefix: IC # Gate count = 1 # DEF ULN2069BN IC 0 40 Y Y 1 L N # Gate Name: A # Symbol Name: 2068B F0 "IC" -300 530 50 H V L B F1 "ULN2069BN" -300 -700 50 H V L B F2 "uln-udn-DIL16" 0 150 50 H I C C DRAW P 2 1 0 0 -300 500 300 500 P 2 1 0 0 300 -600 300 500 P 2 1 0 0 300 -600 -300 -600 P 2 1 0 0 -300 500 -300 -600 X GND@1 4 -500 -400 200 R 40 40 1 1 W X GND@2 5 -500 -500 200 R 40 40 1 1 W X GND@3 12 500 -500 200 L 40 40 1 1 W X GND@4 13 500 -400 200 L 40 40 1 1 W X I1 3 -500 100 200 R 40 40 1 1 I X I2 6 -500 0 200 R 40 40 1 1 I X I3 11 -500 -100 200 R 40 40 1 1 I X I4 15 -500 -200 200 R 40 40 1 1 I X K1 1 -500 400 200 R 40 40 1 1 P X K2 9 -500 300 200 R 40 40 1 1 P X O1 2 500 100 200 L 40 40 1 1 C X O2 8 500 0 200 L 40 40 1 1 C X O3 10 500 -100 200 L 40 40 1 1 C X O4 16 500 -200 200 L 40 40 1 1 C X VS 14 500 400 200 L 40 40 1 1 W ENDDRAW ENDDEF # # Dev Name: ULN2070BD # Package Name: SO16 # Dev Tech: '' # Dev Prefix: IC # Gate count = 1 # DEF ULN2070BD IC 0 40 Y Y 1 L N # Gate Name: A # Symbol Name: 2068B F0 "IC" -300 530 50 H V L B F1 "ULN2070BD" -300 -700 50 H V L B F2 "uln-udn-SO16" 0 150 50 H I C C DRAW P 2 1 0 0 -300 500 300 500 P 2 1 0 0 300 -600 300 500 P 2 1 0 0 300 -600 -300 -600 P 2 1 0 0 -300 500 -300 -600 X GND@1 4 -500 -400 200 R 40 40 1 1 W X GND@2 5 -500 -500 200 R 40 40 1 1 W X GND@3 12 500 -500 200 L 40 40 1 1 W X GND@4 13 500 -400 200 L 40 40 1 1 W X I1 3 -500 100 200 R 40 40 1 1 I X I2 6 -500 0 200 R 40 40 1 1 I X I3 11 -500 -100 200 R 40 40 1 1 I X I4 15 -500 -200 200 R 40 40 1 1 I X K1 1 -500 400 200 R 40 40 1 1 P X K2 9 -500 300 200 R 40 40 1 1 P X O1 2 500 100 200 L 40 40 1 1 C X O2 8 500 0 200 L 40 40 1 1 C X O3 10 500 -100 200 L 40 40 1 1 C X O4 16 500 -200 200 L 40 40 1 1 C X VS 14 500 400 200 L 40 40 1 1 W ENDDRAW ENDDEF # # Dev Name: ULN2070BN # Package Name: DIL16 # Dev Tech: '' # Dev Prefix: IC # Gate count = 1 # DEF ULN2070BN IC 0 40 Y Y 1 L N # Gate Name: A # Symbol Name: 2068B F0 "IC" -300 530 50 H V L B F1 "ULN2070BN" -300 -700 50 H V L B F2 "uln-udn-DIL16" 0 150 50 H I C C DRAW P 2 1 0 0 -300 500 300 500 P 2 1 0 0 300 -600 300 500 P 2 1 0 0 300 -600 -300 -600 P 2 1 0 0 -300 500 -300 -600 X GND@1 4 -500 -400 200 R 40 40 1 1 W X GND@2 5 -500 -500 200 R 40 40 1 1 W X GND@3 12 500 -500 200 L 40 40 1 1 W X GND@4 13 500 -400 200 L 40 40 1 1 W X I1 3 -500 100 200 R 40 40 1 1 I X I2 6 -500 0 200 R 40 40 1 1 I X I3 11 -500 -100 200 R 40 40 1 1 I X I4 15 -500 -200 200 R 40 40 1 1 I X K1 1 -500 400 200 R 40 40 1 1 P X K2 9 -500 300 200 R 40 40 1 1 P X O1 2 500 100 200 L 40 40 1 1 C X O2 8 500 0 200 L 40 40 1 1 C X O3 10 500 -100 200 L 40 40 1 1 C X O4 16 500 -200 200 L 40 40 1 1 C X VS 14 500 400 200 L 40 40 1 1 W ENDDRAW ENDDEF # # Dev Name: ULN2071BD # Package Name: SO16 # Dev Tech: '' # Dev Prefix: IC # Gate count = 1 # DEF ULN2071BD IC 0 40 Y Y 1 L N # Gate Name: A # Symbol Name: 2068B F0 "IC" -300 530 50 H V L B F1 "ULN2071BD" -300 -700 50 H V L B F2 "uln-udn-SO16" 0 150 50 H I C C DRAW P 2 1 0 0 -300 500 300 500 P 2 1 0 0 300 -600 300 500 P 2 1 0 0 300 -600 -300 -600 P 2 1 0 0 -300 500 -300 -600 X GND@1 4 -500 -400 200 R 40 40 1 1 W X GND@2 5 -500 -500 200 R 40 40 1 1 W X GND@3 12 500 -500 200 L 40 40 1 1 W X GND@4 13 500 -400 200 L 40 40 1 1 W X I1 3 -500 100 200 R 40 40 1 1 I X I2 6 -500 0 200 R 40 40 1 1 I X I3 11 -500 -100 200 R 40 40 1 1 I X I4 15 -500 -200 200 R 40 40 1 1 I X K1 1 -500 400 200 R 40 40 1 1 P X K2 9 -500 300 200 R 40 40 1 1 P X O1 2 500 100 200 L 40 40 1 1 C X O2 8 500 0 200 L 40 40 1 1 C X O3 10 500 -100 200 L 40 40 1 1 C X O4 16 500 -200 200 L 40 40 1 1 C X VS 14 500 400 200 L 40 40 1 1 W ENDDRAW ENDDEF # # Dev Name: ULN2071BN # Package Name: DIL16 # Dev Tech: '' # Dev Prefix: IC # Gate count = 1 # DEF ULN2071BN IC 0 40 Y Y 1 L N # Gate Name: A # Symbol Name: 2068B F0 "IC" -300 530 50 H V L B F1 "ULN2071BN" -300 -700 50 H V L B F2 "uln-udn-DIL16" 0 150 50 H I C C DRAW P 2 1 0 0 -300 500 300 500 P 2 1 0 0 300 -600 300 500 P 2 1 0 0 300 -600 -300 -600 P 2 1 0 0 -300 500 -300 -600 X GND@1 4 -500 -400 200 R 40 40 1 1 W X GND@2 5 -500 -500 200 R 40 40 1 1 W X GND@3 12 500 -500 200 L 40 40 1 1 W X GND@4 13 500 -400 200 L 40 40 1 1 W X I1 3 -500 100 200 R 40 40 1 1 I X I2 6 -500 0 200 R 40 40 1 1 I X I3 11 -500 -100 200 R 40 40 1 1 I X I4 15 -500 -200 200 R 40 40 1 1 I X K1 1 -500 400 200 R 40 40 1 1 P X K2 9 -500 300 200 R 40 40 1 1 P X O1 2 500 100 200 L 40 40 1 1 C X O2 8 500 0 200 L 40 40 1 1 C X O3 10 500 -100 200 L 40 40 1 1 C X O4 16 500 -200 200 L 40 40 1 1 C X VS 14 500 400 200 L 40 40 1 1 W ENDDRAW ENDDEF # # Dev Name: ULN2074BD # Package Name: SO16 # Dev Tech: '' # Dev Prefix: IC # Gate count = 1 # DEF ULN2074BD IC 0 40 Y Y 1 L N # Gate Name: A # Symbol Name: 2074B F0 "IC" -300 730 50 H V L B F1 "ULN2074BD" -300 -900 50 H V L B F2 "uln-udn-SO16" 0 150 50 H I C C DRAW P 2 1 0 0 -300 700 400 700 P 2 1 0 0 400 -800 400 700 P 2 1 0 0 400 -800 -300 -800 P 2 1 0 0 -300 700 -300 -800 X C1 1 600 600 200 L 40 40 1 1 C X C2 8 600 300 200 L 40 40 1 1 C X C3 9 600 0 200 L 40 40 1 1 C X C4 16 600 -300 200 L 40 40 1 1 C X E1 2 600 500 200 L 40 40 1 1 C X E2 7 600 200 200 L 40 40 1 1 C X E3 10 600 -100 200 L 40 40 1 1 C X E4 15 600 -400 200 L 40 40 1 1 C X I1 3 -500 500 200 R 40 40 1 1 I X I2 6 -500 200 200 R 40 40 1 1 I X I3 11 -500 -100 200 R 40 40 1 1 I X I4 14 -500 -400 200 R 40 40 1 1 I X SUB1 4 -500 -600 200 R 40 40 1 1 P X SUB2 5 -500 -700 200 R 40 40 1 1 P X SUB3 12 600 -700 200 L 40 40 1 1 P X SUB4 13 600 -600 200 L 40 40 1 1 P ENDDRAW ENDDEF # # Dev Name: ULN2074BN # Package Name: DIL16 # Dev Tech: '' # Dev Prefix: IC # Gate count = 1 # DEF ULN2074BN IC 0 40 Y Y 1 L N # Gate Name: A # Symbol Name: 2074B F0 "IC" -300 730 50 H V L B F1 "ULN2074BN" -300 -900 50 H V L B F2 "uln-udn-DIL16" 0 150 50 H I C C DRAW P 2 1 0 0 -300 700 400 700 P 2 1 0 0 400 -800 400 700 P 2 1 0 0 400 -800 -300 -800 P 2 1 0 0 -300 700 -300 -800 X C1 1 600 600 200 L 40 40 1 1 C X C2 8 600 300 200 L 40 40 1 1 C X C3 9 600 0 200 L 40 40 1 1 C X C4 16 600 -300 200 L 40 40 1 1 C X E1 2 600 500 200 L 40 40 1 1 C X E2 7 600 200 200 L 40 40 1 1 C X E3 10 600 -100 200 L 40 40 1 1 C X E4 15 600 -400 200 L 40 40 1 1 C X I1 3 -500 500 200 R 40 40 1 1 I X I2 6 -500 200 200 R 40 40 1 1 I X I3 11 -500 -100 200 R 40 40 1 1 I X I4 14 -500 -400 200 R 40 40 1 1 I X SUB1 4 -500 -600 200 R 40 40 1 1 P X SUB2 5 -500 -700 200 R 40 40 1 1 P X SUB3 12 600 -700 200 L 40 40 1 1 P X SUB4 13 600 -600 200 L 40 40 1 1 P ENDDRAW ENDDEF # # Dev Name: ULN2075BD # Package Name: SO16 # Dev Tech: '' # Dev Prefix: IC # Gate count = 1 # DEF ULN2075BD IC 0 40 Y Y 1 L N # Gate Name: A # Symbol Name: 2074B F0 "IC" -300 730 50 H V L B F1 "ULN2075BD" -300 -900 50 H V L B F2 "uln-udn-SO16" 0 150 50 H I C C DRAW P 2 1 0 0 -300 700 400 700 P 2 1 0 0 400 -800 400 700 P 2 1 0 0 400 -800 -300 -800 P 2 1 0 0 -300 700 -300 -800 X C1 1 600 600 200 L 40 40 1 1 C X C2 8 600 300 200 L 40 40 1 1 C X C3 9 600 0 200 L 40 40 1 1 C X C4 16 600 -300 200 L 40 40 1 1 C X E1 2 600 500 200 L 40 40 1 1 C X E2 7 600 200 200 L 40 40 1 1 C X E3 10 600 -100 200 L 40 40 1 1 C X E4 15 600 -400 200 L 40 40 1 1 C X I1 3 -500 500 200 R 40 40 1 1 I X I2 6 -500 200 200 R 40 40 1 1 I X I3 11 -500 -100 200 R 40 40 1 1 I X I4 14 -500 -400 200 R 40 40 1 1 I X SUB1 4 -500 -600 200 R 40 40 1 1 P X SUB2 5 -500 -700 200 R 40 40 1 1 P X SUB3 12 600 -700 200 L 40 40 1 1 P X SUB4 13 600 -600 200 L 40 40 1 1 P ENDDRAW ENDDEF # # Dev Name: ULN2075BN # Package Name: DIL16 # Dev Tech: '' # Dev Prefix: IC # Gate count = 1 # DEF ULN2075BN IC 0 40 Y Y 1 L N # Gate Name: A # Symbol Name: 2074B F0 "IC" -300 730 50 H V L B F1 "ULN2075BN" -300 -900 50 H V L B F2 "uln-udn-DIL16" 0 150 50 H I C C DRAW P 2 1 0 0 -300 700 400 700 P 2 1 0 0 400 -800 400 700 P 2 1 0 0 400 -800 -300 -800 P 2 1 0 0 -300 700 -300 -800 X C1 1 600 600 200 L 40 40 1 1 C X C2 8 600 300 200 L 40 40 1 1 C X C3 9 600 0 200 L 40 40 1 1 C X C4 16 600 -300 200 L 40 40 1 1 C X E1 2 600 500 200 L 40 40 1 1 C X E2 7 600 200 200 L 40 40 1 1 C X E3 10 600 -100 200 L 40 40 1 1 C X E4 15 600 -400 200 L 40 40 1 1 C X I1 3 -500 500 200 R 40 40 1 1 I X I2 6 -500 200 200 R 40 40 1 1 I X I3 11 -500 -100 200 R 40 40 1 1 I X I4 14 -500 -400 200 R 40 40 1 1 I X SUB1 4 -500 -600 200 R 40 40 1 1 P X SUB2 5 -500 -700 200 R 40 40 1 1 P X SUB3 12 600 -700 200 L 40 40 1 1 P X SUB4 13 600 -600 200 L 40 40 1 1 P ENDDRAW ENDDEF # # Dev Name: ULN2076BD # Package Name: SO16 # Dev Tech: '' # Dev Prefix: IC # Gate count = 1 # DEF ULN2076BD IC 0 40 Y Y 1 L N # Gate Name: A # Symbol Name: 2074B F0 "IC" -300 730 50 H V L B F1 "ULN2076BD" -300 -900 50 H V L B F2 "uln-udn-SO16" 0 150 50 H I C C DRAW P 2 1 0 0 -300 700 400 700 P 2 1 0 0 400 -800 400 700 P 2 1 0 0 400 -800 -300 -800 P 2 1 0 0 -300 700 -300 -800 X C1 1 600 600 200 L 40 40 1 1 C X C2 8 600 300 200 L 40 40 1 1 C X C3 9 600 0 200 L 40 40 1 1 C X C4 16 600 -300 200 L 40 40 1 1 C X E1 2 600 500 200 L 40 40 1 1 C X E2 7 600 200 200 L 40 40 1 1 C X E3 10 600 -100 200 L 40 40 1 1 C X E4 15 600 -400 200 L 40 40 1 1 C X I1 3 -500 500 200 R 40 40 1 1 I X I2 6 -500 200 200 R 40 40 1 1 I X I3 11 -500 -100 200 R 40 40 1 1 I X I4 14 -500 -400 200 R 40 40 1 1 I X SUB1 4 -500 -600 200 R 40 40 1 1 P X SUB2 5 -500 -700 200 R 40 40 1 1 P X SUB3 12 600 -700 200 L 40 40 1 1 P X SUB4 13 600 -600 200 L 40 40 1 1 P ENDDRAW ENDDEF # # Dev Name: ULN2076BN # Package Name: DIL16 # Dev Tech: '' # Dev Prefix: IC # Gate count = 1 # DEF ULN2076BN IC 0 40 Y Y 1 L N # Gate Name: A # Symbol Name: 2074B F0 "IC" -300 730 50 H V L B F1 "ULN2076BN" -300 -900 50 H V L B F2 "uln-udn-DIL16" 0 150 50 H I C C DRAW P 2 1 0 0 -300 700 400 700 P 2 1 0 0 400 -800 400 700 P 2 1 0 0 400 -800 -300 -800 P 2 1 0 0 -300 700 -300 -800 X C1 1 600 600 200 L 40 40 1 1 C X C2 8 600 300 200 L 40 40 1 1 C X C3 9 600 0 200 L 40 40 1 1 C X C4 16 600 -300 200 L 40 40 1 1 C X E1 2 600 500 200 L 40 40 1 1 C X E2 7 600 200 200 L 40 40 1 1 C X E3 10 600 -100 200 L 40 40 1 1 C X E4 15 600 -400 200 L 40 40 1 1 C X I1 3 -500 500 200 R 40 40 1 1 I X I2 6 -500 200 200 R 40 40 1 1 I X I3 11 -500 -100 200 R 40 40 1 1 I X I4 14 -500 -400 200 R 40 40 1 1 I X SUB1 4 -500 -600 200 R 40 40 1 1 P X SUB2 5 -500 -700 200 R 40 40 1 1 P X SUB3 12 600 -700 200 L 40 40 1 1 P X SUB4 13 600 -600 200 L 40 40 1 1 P ENDDRAW ENDDEF # # Dev Name: ULN2077BD # Package Name: SO16 # Dev Tech: '' # Dev Prefix: IC # Gate count = 1 # DEF ULN2077BD IC 0 40 Y Y 1 L N # Gate Name: A # Symbol Name: 2074B F0 "IC" -300 730 50 H V L B F1 "ULN2077BD" -300 -900 50 H V L B F2 "uln-udn-SO16" 0 150 50 H I C C DRAW P 2 1 0 0 -300 700 400 700 P 2 1 0 0 400 -800 400 700 P 2 1 0 0 400 -800 -300 -800 P 2 1 0 0 -300 700 -300 -800 X C1 1 600 600 200 L 40 40 1 1 C X C2 8 600 300 200 L 40 40 1 1 C X C3 9 600 0 200 L 40 40 1 1 C X C4 16 600 -300 200 L 40 40 1 1 C X E1 2 600 500 200 L 40 40 1 1 C X E2 7 600 200 200 L 40 40 1 1 C X E3 10 600 -100 200 L 40 40 1 1 C X E4 15 600 -400 200 L 40 40 1 1 C X I1 3 -500 500 200 R 40 40 1 1 I X I2 6 -500 200 200 R 40 40 1 1 I X I3 11 -500 -100 200 R 40 40 1 1 I X I4 14 -500 -400 200 R 40 40 1 1 I X SUB1 4 -500 -600 200 R 40 40 1 1 P X SUB2 5 -500 -700 200 R 40 40 1 1 P X SUB3 12 600 -700 200 L 40 40 1 1 P X SUB4 13 600 -600 200 L 40 40 1 1 P ENDDRAW ENDDEF # # Dev Name: ULN2077BN # Package Name: DIL16 # Dev Tech: '' # Dev Prefix: IC # Gate count = 1 # DEF ULN2077BN IC 0 40 Y Y 1 L N # Gate Name: A # Symbol Name: 2074B F0 "IC" -300 730 50 H V L B F1 "ULN2077BN" -300 -900 50 H V L B F2 "uln-udn-DIL16" 0 150 50 H I C C DRAW P 2 1 0 0 -300 700 400 700 P 2 1 0 0 400 -800 400 700 P 2 1 0 0 400 -800 -300 -800 P 2 1 0 0 -300 700 -300 -800 X C1 1 600 600 200 L 40 40 1 1 C X C2 8 600 300 200 L 40 40 1 1 C X C3 9 600 0 200 L 40 40 1 1 C X C4 16 600 -300 200 L 40 40 1 1 C X E1 2 600 500 200 L 40 40 1 1 C X E2 7 600 200 200 L 40 40 1 1 C X E3 10 600 -100 200 L 40 40 1 1 C X E4 15 600 -400 200 L 40 40 1 1 C X I1 3 -500 500 200 R 40 40 1 1 I X I2 6 -500 200 200 R 40 40 1 1 I X I3 11 -500 -100 200 R 40 40 1 1 I X I4 14 -500 -400 200 R 40 40 1 1 I X SUB1 4 -500 -600 200 R 40 40 1 1 P X SUB2 5 -500 -700 200 R 40 40 1 1 P X SUB3 12 600 -700 200 L 40 40 1 1 P X SUB4 13 600 -600 200 L 40 40 1 1 P ENDDRAW ENDDEF # # Dev Name: ULN2801A # Package Name: DIL18 # Dev Tech: '' # Dev Prefix: IC # Gate count = 1 # DEF ULN2801A IC 0 40 Y Y 1 L N # Gate Name: A # Symbol Name: 2801A F0 "IC" -300 530 50 H V L B F1 "ULN2801A" -300 -600 50 H V L B F2 "uln-udn-DIL18" 0 150 50 H I C C DRAW P 2 1 0 0 -300 500 300 500 P 2 1 0 0 300 -500 300 500 P 2 1 0 0 300 -500 -300 -500 P 2 1 0 0 -300 500 -300 -500 X CD+ 10 500 -400 200 L 40 40 1 1 P X GND 9 -500 -400 200 R 40 40 1 1 W X I1 1 -500 400 200 R 40 40 1 1 I X I2 2 -500 300 200 R 40 40 1 1 I X I3 3 -500 200 200 R 40 40 1 1 I X I4 4 -500 100 200 R 40 40 1 1 I X I5 5 -500 0 200 R 40 40 1 1 I X I6 6 -500 -100 200 R 40 40 1 1 I X I7 7 -500 -200 200 R 40 40 1 1 I X I8 8 -500 -300 200 R 40 40 1 1 I X O1 18 500 400 200 L 40 40 1 1 C X O2 17 500 300 200 L 40 40 1 1 C X O3 16 500 200 200 L 40 40 1 1 C X O4 15 500 100 200 L 40 40 1 1 C X O5 14 500 0 200 L 40 40 1 1 C X O6 13 500 -100 200 L 40 40 1 1 C X O7 12 500 -200 200 L 40 40 1 1 C X O8 11 500 -300 200 L 40 40 1 1 C ENDDRAW ENDDEF # # Dev Name: ULN2802A # Package Name: DIL18 # Dev Tech: '' # Dev Prefix: IC # Gate count = 1 # DEF ULN2802A IC 0 40 Y Y 1 L N # Gate Name: G$1 # Symbol Name: 2801A F0 "IC" -300 530 50 H V L B F1 "ULN2802A" -300 -600 50 H V L B F2 "uln-udn-DIL18" 0 150 50 H I C C DRAW P 2 1 0 0 -300 500 300 500 P 2 1 0 0 300 -500 300 500 P 2 1 0 0 300 -500 -300 -500 P 2 1 0 0 -300 500 -300 -500 X CD+ 10 500 -400 200 L 40 40 1 1 P X GND 9 -500 -400 200 R 40 40 1 1 W X I1 1 -500 400 200 R 40 40 1 1 I X I2 2 -500 300 200 R 40 40 1 1 I X I3 3 -500 200 200 R 40 40 1 1 I X I4 4 -500 100 200 R 40 40 1 1 I X I5 5 -500 0 200 R 40 40 1 1 I X I6 6 -500 -100 200 R 40 40 1 1 I X I7 7 -500 -200 200 R 40 40 1 1 I X I8 8 -500 -300 200 R 40 40 1 1 I X O1 18 500 400 200 L 40 40 1 1 C X O2 17 500 300 200 L 40 40 1 1 C X O3 16 500 200 200 L 40 40 1 1 C X O4 15 500 100 200 L 40 40 1 1 C X O5 14 500 0 200 L 40 40 1 1 C X O6 13 500 -100 200 L 40 40 1 1 C X O7 12 500 -200 200 L 40 40 1 1 C X O8 11 500 -300 200 L 40 40 1 1 C ENDDRAW ENDDEF # # Dev Name: ULN2803A # Package Name: DIL18 # Dev Tech: '' # Dev Prefix: IC # Gate count = 1 # DEF ULN2803A IC 0 40 Y Y 1 L N # Gate Name: G$1 # Symbol Name: 2801A F0 "IC" -300 530 50 H V L B F1 "ULN2803A" -300 -600 50 H V L B F2 "uln-udn-DIL18" 0 150 50 H I C C DRAW P 2 1 0 0 -300 500 300 500 P 2 1 0 0 300 -500 300 500 P 2 1 0 0 300 -500 -300 -500 P 2 1 0 0 -300 500 -300 -500 X CD+ 10 500 -400 200 L 40 40 1 1 P X GND 9 -500 -400 200 R 40 40 1 1 W X I1 1 -500 400 200 R 40 40 1 1 I X I2 2 -500 300 200 R 40 40 1 1 I X I3 3 -500 200 200 R 40 40 1 1 I X I4 4 -500 100 200 R 40 40 1 1 I X I5 5 -500 0 200 R 40 40 1 1 I X I6 6 -500 -100 200 R 40 40 1 1 I X I7 7 -500 -200 200 R 40 40 1 1 I X I8 8 -500 -300 200 R 40 40 1 1 I X O1 18 500 400 200 L 40 40 1 1 C X O2 17 500 300 200 L 40 40 1 1 C X O3 16 500 200 200 L 40 40 1 1 C X O4 15 500 100 200 L 40 40 1 1 C X O5 14 500 0 200 L 40 40 1 1 C X O6 13 500 -100 200 L 40 40 1 1 C X O7 12 500 -200 200 L 40 40 1 1 C X O8 11 500 -300 200 L 40 40 1 1 C ENDDRAW ENDDEF # # Dev Name: ULN2804A # Package Name: DIL18 # Dev Tech: '' # Dev Prefix: IC # Gate count = 1 # DEF ULN2804A IC 0 40 Y Y 1 L N # Gate Name: G$1 # Symbol Name: 2801A F0 "IC" -300 530 50 H V L B F1 "ULN2804A" -300 -600 50 H V L B F2 "uln-udn-DIL18" 0 150 50 H I C C DRAW P 2 1 0 0 -300 500 300 500 P 2 1 0 0 300 -500 300 500 P 2 1 0 0 300 -500 -300 -500 P 2 1 0 0 -300 500 -300 -500 X CD+ 10 500 -400 200 L 40 40 1 1 P X GND 9 -500 -400 200 R 40 40 1 1 W X I1 1 -500 400 200 R 40 40 1 1 I X I2 2 -500 300 200 R 40 40 1 1 I X I3 3 -500 200 200 R 40 40 1 1 I X I4 4 -500 100 200 R 40 40 1 1 I X I5 5 -500 0 200 R 40 40 1 1 I X I6 6 -500 -100 200 R 40 40 1 1 I X I7 7 -500 -200 200 R 40 40 1 1 I X I8 8 -500 -300 200 R 40 40 1 1 I X O1 18 500 400 200 L 40 40 1 1 C X O2 17 500 300 200 L 40 40 1 1 C X O3 16 500 200 200 L 40 40 1 1 C X O4 15 500 100 200 L 40 40 1 1 C X O5 14 500 0 200 L 40 40 1 1 C X O6 13 500 -100 200 L 40 40 1 1 C X O7 12 500 -200 200 L 40 40 1 1 C X O8 11 500 -300 200 L 40 40 1 1 C ENDDRAW ENDDEF # # Dev Name: ULN2805A # Package Name: DIL18 # Dev Tech: '' # Dev Prefix: IC # Gate count = 1 # DEF ULN2805A IC 0 40 Y Y 1 L N # Gate Name: G$1 # Symbol Name: 2801A F0 "IC" -300 530 50 H V L B F1 "ULN2805A" -300 -600 50 H V L B F2 "uln-udn-DIL18" 0 150 50 H I C C DRAW P 2 1 0 0 -300 500 300 500 P 2 1 0 0 300 -500 300 500 P 2 1 0 0 300 -500 -300 -500 P 2 1 0 0 -300 500 -300 -500 X CD+ 10 500 -400 200 L 40 40 1 1 P X GND 9 -500 -400 200 R 40 40 1 1 W X I1 1 -500 400 200 R 40 40 1 1 I X I2 2 -500 300 200 R 40 40 1 1 I X I3 3 -500 200 200 R 40 40 1 1 I X I4 4 -500 100 200 R 40 40 1 1 I X I5 5 -500 0 200 R 40 40 1 1 I X I6 6 -500 -100 200 R 40 40 1 1 I X I7 7 -500 -200 200 R 40 40 1 1 I X I8 8 -500 -300 200 R 40 40 1 1 I X O1 18 500 400 200 L 40 40 1 1 C X O2 17 500 300 200 L 40 40 1 1 C X O3 16 500 200 200 L 40 40 1 1 C X O4 15 500 100 200 L 40 40 1 1 C X O5 14 500 0 200 L 40 40 1 1 C X O6 13 500 -100 200 L 40 40 1 1 C X O7 12 500 -200 200 L 40 40 1 1 C X O8 11 500 -300 200 L 40 40 1 1 C ENDDRAW ENDDEF #End Library