

PIC16F84A

18-pin Enhanced Flash/EEPROM 8-Bit Microcontroller

Devices Included in this Data Sheet:

- PIC16F84A
- Extended voltage range device available (PIC16LF84A)

High Performance RISC CPU Features:

- Only 35 single word instructions to learn
- All instructions single cycle except for program branches which are two-cycle
- Operating speed: DC 20 MHz clock input DC - 200 ns instruction cycle
- · 1024 words of program memory
- · 68 bytes of data RAM
- · 64 bytes of data EEPROM
- 14-bit wide instruction words
- · 8-bit wide data bytes
- 15 special function hardware registers
- · Eight-level deep hardware stack
- · Direct, indirect and relative addressing modes
- Four interrupt sources:
 - External RB0/INT pin
 - TMR0 timer overflow
 - PORTB<7:4> interrupt on change
 - Data EEPROM write complete


Peripheral Features:


- 13 I/O pins with individual direction control
- · High current sink/source for direct LED drive
 - 25 mA sink max. per pin
 - 25 mA source max. per pin
- TMR0: 8-bit timer/counter with 8-bit programmable prescaler

Special Microcontroller Features:

- 1000 erase/write cycles Enhanced Flash program memory
- 1,000,000 typical erase/write cycles EEPROM data memory
- EEPROM Data Retention > 40 years
- In-Circuit Serial Programming (ICSP™) via two pins
- Power-on Reset (POR), Power-up Timer (PWRT), Oscillator Start-up Timer (OST)
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- Code-protection
- · Power saving SLEEP mode
- Selectable oscillator options

Pin Diagrams





CMOS Enhanced Flash/EERPOM Technology:

- · Low-power, high-speed technology
- Fully static design
- Wide operating voltage range:
 - Commercial: 2.0V to 5.5VIndustrial: 2.0V to 5.5V
- · Low power consumption:
 - < 2 mA typical @ 5V, 4 MHz
 - 15 μA typical @ 2V, 32 kHz
 - < 0.5 μA typical standby current @ 2V

PIC16F84A

Table of Contents

1.0	Device Overview	3
	Memory Organization	
3.0	I/O Ports	. 13
4.0	Timer0 Module	. 17
5.0	Data EEPROM Memory	. 19
6.0	Special Features of the CPU	. 21
7.0	Instruction Set Summary	. 33
8.0	Development Support	. 35
9.0	Electrical Characteristics for PIC16F84A	. 41
10.0	DC & AC Characteristics Graphs/Tables	. 53
11.0	Packaging Information	. 55
Appe	endix A: Revision History	. 59
Appe	endix B: Conversion Considerations	
	endix C: Migration from Baseline to Midrange Devices	
Inde	xine Support	. 63
On-L	ine Support	. 65
	der Response	
PIC ₁	6F84A Product Identification System	. 67

To Our Valued Customers

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please check our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number. e.g., DS30000A is version A of document DS30000.

Errata

An errata sheet may exist for current devices, describing minor operational differences (from the data sheet) and recommended workarounds. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (602) 786-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Corrections to this Data Sheet

We constantly strive to improve the quality of all our products and documentation. We have spent a great deal of time to ensure that this document is correct. However, we realize that we may have missed a few things. If you find any information that is missing or appears in error, please:

- Fill out and mail in the reader response form in the back of this data sheet.
- E-mail us at webmaster@microchip.com.

We appreciate your assistance in making this a better document.

1.0 DEVICE OVERVIEW

This document contains device-specific information for the operation of the PIC16F84A device. Additional information may be found in the PICmicro™ Mid-Range Reference Manual, (DS33023), which may be downloaded from the Microchip website. The Reference Manual should be considered a complementary document to this data sheet, and is highly recommended reading for a better understanding of the device architecture and operation of the peripheral modules.

The PIC16F84A belongs to the mid-range family of the PICmicro™ microcontroller devices. A block diagram of the device is shown in Figure 1-1.


The program memory contains 1K words, which translates to 1024 instructions, since each 14-bit program memory word is the same width as each device instruction. The data memory (RAM) contains 68 bytes. Data EEPROM is 64 bytes.

There are also 13 I/O pins that are user-configured on a pin-to-pin basis. Some pins are multiplexed with other device functions. These functions include:

- External interrupt
- Change on PORTB interrupt
- Timer0 clock input

Table 1-1 details the pinout of the device with descriptions and details for each pin.

FIGURE 1-1: PIC16F84A BLOCK DIAGRAM



PIC16F84A

TABLE 1-1 PIC16F84A PINOUT DESCRIPTION

Pin Name	DIP No.	SOIC No.	SSOP No.	I/O/P Type	Buffer Type	Description
OSC1/CLKIN	16	16	18	ı	ST/CMOS (3)	Oscillator crystal input/external clock source input.
OSC2/CLKOUT	15	15	19	0	_	Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.
MCLR	4	4	4	I/P	ST	Master clear (reset) input/programming voltage input. This pin is an active low reset to the device.
						PORTA is a bi-directional I/O port.
RA0	17	17	19	I/O	TTL	
RA1	18	18	20	I/O	TTL	
RA2	1	1	1	I/O	TTL	
RA3	2	2	2	I/O	TTL	
RA4/T0CKI	3	3	3	I/O	ST	Can also be selected to be the clock input to the TMR0 timer/counter. Output is open drain type.
						PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs.
RB0/INT	6	6	7	I/O	TTL/ST (1)	RB0/INT can also be selected as an external interrupt pin.
RB1	7	7	8	I/O	TTL	
RB2	8	8	9	I/O	TTL	
RB3	9	9	10	I/O	TTL	
RB4	10	10	11	I/O	TTL	Interrupt on change pin.
RB5	11	11	12	I/O	TTL	Interrupt on change pin.
RB6	12	12	13	I/O	TTL/ST (2)	Interrupt on change pin. Serial programming clock.
RB7	13	13	14	I/O	TTL/ST (2)	Interrupt on change pin. Serial programming data.
Vss	5	5	5,6	Р	_	Ground reference for logic and I/O pins.
VDD	14	14	15,16	Р	_	Positive supply for logic and I/O pins.

Legend: I= input

O = output

— = Not used

I/O = Input/Output TTL = TTL input

= Input/Output P = power

ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in serial programming mode.

3: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.

2.0 MEMORY ORGANIZATION

There are two memory blocks in the PIC16F84A. These are the program memory and the data memory. Each block has its own bus, so that access to each block can occur during the same oscillator cycle.

The data memory can further be broken down into the general purpose RAM and the Special Function Registers (SFRs). The operation of the SFRs that control the "core" are described here. The SFRs used to control the peripheral modules are described in the section discussing each individual peripheral module.

The data memory area also contains the data EEPROM memory. This memory is not directly mapped into the data memory, but is indirectly mapped. That is, an indirect address pointer specifies the address of the data EEPROM memory to read/write. The 64 bytes of data EEPROM memory have the address range 0h-3Fh. More details on the EEPROM memory can be found in Section 5.0.


Additional information on device memory may be found in the $PICmicro^{TM}$ Mid-Range Reference Manual, (DS33023).

2.1 <u>Program Memory Organization</u>

The PIC16FXX has a 13-bit program counter capable of addressing an 8K x 14 program memory space. For the PIC16F84A, the first 1K x 14 (0000h-03FFh) are physically implemented (Figure 2-1). Accessing a location above the physically implemented address will cause a wraparound. For example, for locations 20h, 420h, 820h, C20h, 1020h, 1420h, 1820h, and 1C20h will be the same instruction.

The reset vector is at 0000h and the interrupt vector is at 0004h.

FIGURE 2-1: PROGRAM MEMORY MAP AND STACK - PIC16F84A



2.2 <u>Data Memory Organization</u>

The data memory is partitioned into two areas. The first is the Special Function Registers (SFR) area, while the second is the General Purpose Registers (GPR) area. The SFRs control the operation of the device.

Portions of data memory are banked. This is for both the SFR area and the GPR area. The GPR area is banked to allow greater than 116 bytes of general purpose RAM. The banked areas of the SFR are for the registers that control the peripheral functions. Banking requires the use of control bits for bank selection. These control bits are located in the STATUS Register. Figure 2-1 shows the data memory map organization.

Instructions MOVWF and MOVF can move values from the W register to any location in the register file ("F"), and vice-versa.

The entire data memory can be accessed either directly using the absolute address of each register file or indirectly through the File Select Register (FSR) (Section 2.4). Indirect addressing uses the present value of the RP0 bit for access into the banked areas of data memory.

Data memory is partitioned into two banks which contain the general purpose registers and the special function registers. Bank 0 is selected by clearing the RP0 bit (STATUS<5>). Setting the RP0 bit selects Bank 1. Each Bank extends up to 7Fh (128 bytes). The first twelve locations of each Bank are reserved for the Special Function Registers. The remainder are General Purpose Registers implemented as static RAM.

2.2.1 GENERAL PURPOSE REGISTER FILE

Each General Purpose Register (GPR) is 8 bits wide and is accessed either directly or indirectly through the FSR (Section 2.4).

The GPR addresses in bank 1 are mapped to addresses in bank 0. As an example, addressing location 0Ch or 8Ch will access the same GPR.

FIGURE 2-1: REGISTER FILE MAP - PIC16F84A

File Addre	ss	F	ile Address
00h	Indirect addr.(1)	Indirect addr.(1)	80h
01h	TMR0	OPTION_REG	81h
02h	PCL	PCL	82h
03h	STATUS	STATUS	83h
04h	FSR	FSR	84h
05h	PORTA	TRISA	85h
06h	PORTB	TRISB	86h
07h			87h
08h	EEDATA	EECON1	88h
09h	EEADR	EECON2 ⁽¹⁾	89h
0Ah	PCLATH	PCLATH	8Ah
0Bh	INTCON	INTCON	8Bh
0Ch			8Ch
	68 General Purpose Registers (SRAM)	Mapped (accesses) in Bank 0	
4Fh 50h			CFh D0h
			·
7Fh	Bank 0	Danis 4	FFh
, , , ,		Bank 1	
	emented data mer	mory location; read	as '0'.
Note 1:	Not a physical regi	ister.	

2.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers (Figure 2-1 and Table 2-1) are used by the CPU and Peripheral functions to control the device operation. These registers are static RAM.

The special function registers can be classified into two sets, core and peripheral. Those associated with the core functions are described in this section. Those related to the operation of the peripheral features are described in the section for that specific feature.

TABLE 2-1 REGISTER FILE SUMMARY

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note3)	
Bank ()											
00h	INDF	Uses co	ntents of F									
01h	TMR0	8-bit rea	l-time clock	/counter						xxxx xxxx	uuuu uuuu	
02h	PCL	Low ord	Low order 8 bits of the Program Counter (PC) 000									
03h	STATUS (2)	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu	
04h	FSR	Indirect data memory address pointer 0									uuuu uuuu	
05h	PORTA (4)	_	_	_	RA4/T0CKI	RA3	RA2	RA1	RA0	x xxxx	u uuuu	
06h	PORTB (5)	RB7 RB6 RB5 RB4 RB3 RB2 RB1 RB0/INT								xxxx xxxx	uuuu uuuu	
07h		Unimple	mented loc	ation, read	as '0'							
08h	EEDATA	EEPRO	M data regi	ster						xxxx xxxx	uuuu uuuu	
09h	EEADR	EEPRO	M address		xxxx xxxx	uuuu uuuu						
0Ah	PCLATH	_	_	_	Write buffer for	r upper 5 bit	s of the PC	(1)		0 0000	0 0000	
0Bh	INTCON	GIE	EEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u	
Bank 1												
80h	INDF	Uses co	ntents of F	SR to addre	ess data memor	y (not a phy:	sical registe	r)				
81h	OPTION_REG	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111	
82h	PCL	Low ord	er 8 bits of	Program C	ounter (PC)					0000 0000	0000 0000	
83h	STATUS (2)	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu	
84h	FSR	Indirect	data memo	ry address	pointer 0					xxxx xxxx	uuuu uuuu	
85h	TRISA	_	_	_	PORTA data d	irection regi	ster			1 1111	1 1111	
86h	TRISB	PORTB	data directi	on register						1111 1111	1111 1111	
87h		Unimple	mented loc	ation, read	as '0'							
88h	EECON1	EEIF WRERR WREN WR							RD	0 x000	0 q000	
89h	EECON2	EEPROM control register 2 (not a physical register)										
0Ah	PCLATH	_	_	— Write buffer for upper 5 bits of the PC (1)								
0Bh	INTCON	GIE	EEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u	

 $\label{eq:local_equation} \textbf{Legend:} \quad \textbf{x} = \textbf{unknown}, \ \textbf{u} = \textbf{unchanged.} \ \textbf{-} = \textbf{unimplemented read as '0'}, \ \textbf{q} = \textbf{value depends on condition}.$

- Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a slave register for PC<12:8>. The contents of PCLATH can be transferred to the upper byte of the program counter, but the contents of PC<12:8> is never transferred to PCLATH.
 - 2: The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ status bits in the STATUS register are not affected by a $\overline{\text{MCLR}}$ reset.
 - 3: Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer Reset.
 - 4: On any device reset, these pins are configured as inputs.
 - 5: This is the value that will be in the port output latch.

2.2.2.1 STATUS REGISTER

The STATUS register contains the arithmetic status of the ALU, the RESET status and the bank select bit for data memory.

As with any register, the STATUS register can be the destination for any instruction. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to device logic. Furthermore, the $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper-three bits and set the Z bit. This leaves the STATUS register as 000u uluu (where u = unchanged).

Only the BCF, BSF, SWAPF and MOVWF instructions should be used to alter the STATUS register (Table 7-2) because these instructions do not affect any status bit.

- Note 1: The IRP and RP1 bits (STATUS<7:6>) are not used by the PIC16F84A and should be programmed as cleared. Use of these bits as general purpose R/W bits is NOT recommended, since this may affect upward compatibility with future products.
- Note 2: The C and DC bits operate as a borrow and digit borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.
- Note 3: When the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. The specified bit(s) will be updated according to device logic

FIGURE 2-1: STATUS REGISTER (ADDRESS 03h, 83h)

R/W-0 IRP	R/W-0 RP1	R/W-0 RP0	R-1 TO	R-1 PD	R/W-x Z	R/W-x DC	R/W-x	R = Readable bit
bit7							bit0	W = Writable bit U = Unimplemented bit, read as '0'
bit 7:	•			`	indirect add 4A. IRP sho	Ο,	intained cle	- n = Value at POR reset

- bit 6-5: RP1:RP0: Register Bank Select bits (used for direct addressing)
 - 00 = Bank 0 (00h 7Fh)
 - 01 = Bank 1 (80h FFh)

Each bank is 128 bytes. Only bit RP0 is used by the PIC16F84A. RP1 should be maintained clear.

- bit 4: **TO**: Time-out bit
 - 1 = After power-up, CLRWDT instruction, or SLEEP instruction
 - 0 = A WDT time-out occurred
- bit 3: **PD**: Power-down bit
 - 1 = After power-up or by the CLRWDT instruction
 - 0 = By execution of the SLEEP instruction
- bit 2: Z: Zero bit
 - 1 = The result of an arithmetic or logic operation is zero
 - 0 = The result of an arithmetic or logic operation is not zero
- bit 1: DC: Digit carry/borrow bit (for ADDWF and ADDLW instructions) (For borrow the polarity is reversed)
 - 1 = A carry-out from the 4th low order bit of the result occurred
 - 0 = No carry-out from the 4th low order bit of the result
- bit 0: **C**: Carry/borrow bit (for ADDWF and ADDLW instructions)
 - 1 = A carry-out from the most significant bit of the result occurred
 - 0 = No carry-out from the most significant bit of the result occurred

Note: For borrow the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low order bit of the source register.

2.2.2.2 OPTION_REG REGISTER

The OPTION_REG register is a readable and writable register which contains various control bits to configure the TMR0/WDT prescaler, the external INT interrupt, TMR0, and the weak pull-ups on PORTB.

Note: When the prescaler is assigned to the WDT (PSA = '1'), TMR0 has a 1:1 prescaler assignment.

FIGURE 2-1: OPTION_REG REGISTER (ADDRESS 81h)

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1								
RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	R = Readable bit							
bit7							bit0	W = Writable bit U = Unimplemented bit,							
			U = Unimplemented bit, read as '0'												
	- n = Value at POR reset														
bit 7:	RBPU: PORTB Pull-up Enable bit														
	1 = PORTB pull-ups are disabled														
	0 = PORTB pull-ups are enabled (by individual port latch values)														
bit 6:		INTEDG: Interrupt Edge Select bit													
	1 = Interrupt on rising edge of RB0/INT pin														
	0 = Interrupt on falling edge of RB0/INT pin														
bit 5:	T0CS: TMR0 Clock Source Select bit														
		1 = Transition on RA4/T0CKI pin 0 = Internal instruction cycle clock (CLKOUT)													
			•	•	(001)										
bit 4:	TOSE: TMF				on RA4/T00	N/I nin									
					on RA4/T00										
bit 3:	PSA: Pres		•		011101111101) (1 p									
DIL J.	1 = Presca	_													
	0 = Presca	-													
bit 2-0:	PS2:PS0:	Prescaler F	Rate Se	lect bits											
	Bit Value	TMR0 Rat	e WD	T Rate											
	000	1:2	1	: 1											
	001	1:4		: 2											
	010 011	1:8		: 4 : 8											
	100	1:16 1:32		. 0 : 16											
	101	1:64	1	: 32											
	110	1 : 128		: 64											
	111	1:256	1	: 128											

2.2.2.3 INTCON REGISTER

The INTCON register is a readable and writable register which contains the various enable bits for all interrupt sources.

Note: Ir

Interrupt flag bits get set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>).

FIGURE 2-1: INTCON REGISTER (ADDRESS 0Bh, 8Bh)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x	
bit7	EEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF bit0	R = Readable bit W = Writable bit
								U = Unimplemented bit,
								read as '0' - n = Value at POR reset
bit 7:	GIE: Glob	al Interrup	t Enable	bit				
	1 = Enable			errupts				
	0 = Disabl		•					
		· ·		=	-	olease refe	r to Section) ●.
bit 6:	EEIE: EE							
	1 = Enable 0 = Disable							
bit 5:	TOIE: TMF			•	•			
	1 = Enable							
	0 = Disabl	les the TM	IR0 interru	ıpt				
bit 4:	INTE: RB							
	1 = Enable 0 = Disable			•				
bit 3:				•	hit			
DIL 3.	RBIE: RB 1 = Enable							
	0 = Disabl							
bit 2:	TOIF: TMF	R0 Overflo	w Interrup	t Flag bit				
				ust be clea	ared in soft	ware)		
	0 = TMR0							
bit 1:	INTF : RB(1 = The R							
	0 = The R		•		r			
bit 0:	RBIF: RB		•					
	1 = When	at least o	ne of the l	RB7:RB4	pins chang		nust be clea	ared in software)
	0 = None	of the RB	7:RB4 pin	s have cha	anged state	e		

2.3 PCL and PCLATH

The program counter (PC) specifies the address of the instruction to fetch for execution. The PC is 13 bits wide. The low byte is called the PCL register. This register is readable and writable. The high byte is called the PCH register. This register contains the PC<12:8> bits and is not directly readable or writable. All updates to the PCH register go through the PCLATH register.

2.3.1 STACK

The stack allows a combination of up to 8 program calls and interrupts to occur. The stack contains the return address from this branch in program execution.

Midrange devices have an 8 level deep x 13-bit wide hardware stack. The stack space is not part of either program or data space and the stack pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not modified when the stack is PUSHed or POPed.

After the stack has been PUSHed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

2.4 <u>Indirect Addressing; INDF and FSR</u> Registers

The INDF register is not a physical register. Addressing INDF actually addresses the register whose address is contained in the FSR register (FSR is a *pointer*). This is indirect addressing.

EXAMPLE 2-1: INDIRECT ADDRESSING

- Register file 05 contains the value 10h
- Register file 06 contains the value 0Ah
- Load the value 05 into the FSR register
- A read of the INDF register will return the value of 10h
- Increment the value of the FSR register by one (FSR = 06)
- A read of the INDF register now will return the value of 0Ah.

Reading INDF itself indirectly (FSR = 0) will produce 00h. Writing to the INDF register indirectly results in a no-operation (although STATUS bits may be affected).


A simple program to clear RAM locations 20h-2Fh using indirect addressing is shown in Example 2-2.

EXAMPLE 2-2: HOW TO CLEAR RAM USING INDIRECT ADDRESSING

```
0x20 ;initialize pointer
          movlw
                 FSR
          movwf
                       ; to RAM
NEXT
          clrf
                 INDF
                       ;clear INDF register
          incf
                 FSR
                       ;inc pointer
          btfss FSR.4 ;all done?
          goto
                 NEXT ; NO, clear next
CONTINUE
                       ;YES, continue
```

An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit (STATUS<7>), as shown in Figure 2-1. However, IRP is not used in the PIC16F84A.

FIGURE 2-1: DIRECT/INDIRECT ADDRESSING



3.0 I/O PORTS

Some pins for these I/O ports are multiplexed with an alternate function for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

Additional information on I/O ports may be found in the PICmicro™ Mid-Range Reference Manual, (DS33023).

3.1 PORTA and TRISA Registers

PORTA is a 5-bit wide bi-directional port. The corresponding data direction register is TRISA. Setting a TRISA bit (=1) will make the corresponding PORTA pin an input, i.e., put the corresponding output driver in a hi-impedance mode. Clearing a TRISA bit (=0) will make the corresponding PORTA pin an output, i.e., put the contents of the output latch on the selected pin.

Note: On a Power-on Reset, these pins are configured as inputs and read as '0'.

Reading the PORTA register reads the status of the pins whereas writing to it will write to the port latch. All write operations are read-modify-write operations. Therefore a write to a port implies that the port pins are read, this value is modified, and then written to the port data latch.

Pin RA4 is multiplexed with the Timer0 module clock input to become the RA4/T0CKI pin. The RA4/T0CKI pin is a Schmitt Trigger input and an open drain output. All other RA port pins have TTL input levels and full CMOS output drivers.

EXAMPLE 3-1: INITIALIZING PORTA

```
BCF
       STATUS, RPO ;
CLRF
       PORTA
                    ; Initialize PORTA by
                    ; clearing output
                    ; data latches
BSF
       STATUS, RPO ; Select Bank 1
MOVLW
       0x0F
                    ; Value used to
                    ; initialize data
                    ; direction
MOVWF TRISA
                    ; Set RA<3:0> as inputs
                    ; RA4 as output
                    ; TRISA<7:5> are always
                    ; read as '0'.
```

FIGURE 3-1: BLOCK DIAGRAM OF PINS RA3:RA0




FIGURE 3-2: BLOCK DIAGRAM OF PIN RA4




TABLE 3-1 PORTA FUNCTIONS

Name	Bit0	Buffer Type	Function
RA0	bit0	TTL	Input/output
RA1	bit1	TTL	Input/output
RA2	bit2	TTL	Input/output
RA3	bit3	TTL	Input/output
RA4/T0CKI	bit4	ST	Input/output or external clock input for TMR0.
			Output is open drain type.

Legend: TTL = TTL input, ST = Schmitt Trigger input

TABLE 3-2 SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets
05h	PORTA	_	_	_	RA4/T0CKI	RA3	RA2	RA1	RA0	x xxxx	u uuuu
85h	TRISA	_	_	_	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1 1111	1 1111

 $\label{eq:local_equation} \textbf{Legend:} \quad \textbf{x} = \textbf{unknown}, \ \textbf{u} = \textbf{unchanged}, \ \textbf{-} = \textbf{unimplemented} \ \text{read as '0'}. \ \textbf{Shaded cells are unimplemented}, \ \textbf{read as '0'}.$

3.2 PORTB and TRISB Registers


PORTB is an 8-bit wide bi-directional port. The corresponding data direction register is TRISB. Setting a TRISB bit (=1) will make the corresponding PORTB pin an input, i.e., put the corresponding output driver in a hi-impedance mode. Clearing a TRISB bit (=0) will make the corresponding PORTB pin an output, i.e., put the contents of the output latch on the selected pin.

EXAMPLE 3-1: INITIALIZING PORTB

```
BCF
       STATUS, RPO
CLRF
       PORTR
                     ; Initialize PORTB by
                     ; clearing output
                     ; data latches
                     ; Select Bank 1
BSF
       STATUS, RP0
MOVLW
                     ; Value used to
       0xCF
                     ; initialize data
                     ; direction
MOVWF
       TRISB
                     ; Set RB<3:0> as inputs
                     ; RB<5:4> as outputs
                     ; RB<7:6> as inputs
```

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit RBPU (OPTION<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

FIGURE 3-3: BLOCK DIAGRAM OF PINS RB7:RB4



Four of PORTB's pins, RB7:RB4, have an interrupt on change feature. Only pins configured as inputs can cause this interrupt to occur (i.e. any RB7:RB4 pin configured as an output is excluded from the interrupt on change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are OR'ed together to generate the RB Port Change Interrupt with flag bit RBIF (INTCON<0>).


This interrupt can wake the device from SLEEP. The user, in the interrupt service routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB. This will end the mismatch condition.
- b) Clear flag bit RBIF.

A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition, and allow flag bit RBIF to be cleared.

The interrupt on change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt on change feature. Polling of PORTB is not recommended while using the interrupt on change feature.

FIGURE 3-4: BLOCK DIAGRAM OF PINS RB3:RB0



PIC16F84A

TABLE 3-3 PORTB FUNCTIONS

Name	Bit	Buffer Type	I/O Consistency Function
RB0/INT	bit0	TTL/ST ⁽¹⁾	Input/output pin or external interrupt input. Internal software programmable weak pull-up.
RB1	bit1	TTL	Input/output pin. Internal software programmable weak pull-up.
RB2	bit2	TTL	Input/output pin. Internal software programmable weak pull-up.
RB3	bit3	TTL	Input/output pin. Internal software programmable weak pull-up.
RB4	bit4	TTL	Input/output pin (with interrupt on change). Internal software programmable weak pull-up.
RB5	bit5	TTL	Input/output pin (with interrupt on change). Internal software programmable weak pull-up.
RB6	bit6	TTL/ST ⁽²⁾	Input/output pin (with interrupt on change). Internal software programmable weak pull-up. Serial programming clock.
RB7	bit7	TTL/ST ⁽²⁾	Input/output pin (with interrupt on change). Internal software programmable weak pull-up. Serial programming data.

Legend: TTL = TTL input, ST = Schmitt Trigger.

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in serial programming mode.

TABLE 3-4 SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets
06h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0/INT	xxxx xxxx	uuuu uuuu
86h	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111	1111 1111
81h	OPTION_REG	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

Legend: x = unknown, u = unchanged. Shaded cells are not used by PORTB.

4.0 TIMERO MODULE

The Timer0 module timer/counter has the following features:

- 8-bit timer/counter
- · Readable and writable
- · Internal or external clock select
- · Edge select for external clock
- 8-bit software programmable prescaler
- · Interrupt on overflow from FFh to 00h

Figure 4-1 is a simplified block diagram of the Timer0 module.

Additional information on timer modules is available in the PICmicro™ Mid-Range Reference Manual, (DS33023).

4.1 <u>Timer0 Operation</u>

Timer0 can operate as a timer or as a counter.

Timer mode is selected by clearing bit TOCS (OPTION_REG<5>). In timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If the TMR0 register is written, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.

Counter mode is selected by setting bit T0CS (OPTION_REG<5>). In counter mode, Timer0 will increment either on every rising or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit T0SE (OPTION_REG<4>). Clearing bit T0SE selects the rising edge. Restrictions on the external clock input are discussed below.

When an external clock input is used for Timer0, it must meet certain requirements. The requirements ensure the external clock can be synchronized with the internal phase clock (Tosc). Also, there is a delay in the actual incrementing of Timer0 after synchronization. Additional information on external clock requirements is available in the PICmicro™ Mid-Range Reference Manual, (DS33023).

4.2 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module, or as a postscaler for the Watchdog Timer, respectively (Figure 4-2). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet. Note that there is only one prescaler available which is mutually exclusively shared between the Timer0 module and the Watchdog Timer. Thus, a prescaler assignment for the Timer0 module means that there is no prescaler for the Watchdog Timer, and vice-versa.

The prescaler is not readable or writable.

The PSA and PS2:PS0 bits (OPTION_REG<3:0>) determine the prescaler assignment and prescale ratio.


Clearing bit PSA will assign the prescaler to the Timer0 module. When the prescaler is assigned to the Timer0 module, prescale values of 1:2, 1:4, ..., 1:256 are selectable.

Setting bit PSA will assign the prescaler to the Watchdog Timer (WDT). When the prescaler is assigned to the WDT, prescale values of 1:1, 1:2, ..., 1:128 are selectable.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g. CLRF 1, MOVWF 1, BSF 1,x....etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the WDT.

Note: Writing to TMR0 when the prescaler is assigned to Timer0 will clear the prescaler count, but will not change the prescaler assignment.

FIGURE 4-1: TIMERO BLOCK DIAGRAM



4.2.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control, i.e., it can be changed "on the fly" during program execution.

Note:

To avoid an unintended device RESET, a specific instruction sequence (shown in the PICmicro™ Mid-Range Reference Manual, DS3023) must be executed when changing the prescaler assignment from Timer0 to the WDT. This sequence must be followed even if the WDT is disabled.

4.3 <u>Timer0 Interrupt</u>

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h. This overflow sets bit T0IF (INTCON<2>). The interrupt can be masked by clearing bit T0IE (INTCON<5>). Bit T0IF must be cleared in software by the Timer0 module interrupt service routine before re-enabling this interrupt. The TMR0 interrupt cannot awaken the processor from SLEEP since the timer is shut off during SLEEP.

FIGURE 4-2: BLOCK DIAGRAM OF THE TIMERO/WDT PRESCALER




TABLE 4-1 REGISTERS ASSOCIATED WITH TIMERO

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets
01h	TMR0	Timer0	module's r	egister						xxxx xxxx	uuuu uuuu
0Bh,8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
81h	OPTION_REG	RBPU	RBPU INTEDG TOCS TOSE PSA PS2 PS1 PS0							1111 1111	1111 1111
85h	TRISA	_	_	PORTA	Data Di	rection R		11 1111	11 1111		

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by Timer0.

5.0 DATA EEPROM MEMORY

The EEPROM data memory is readable and writable during normal operation (full VDD range). This memory is not directly mapped in the register file space. Instead it is indirectly addressed through the Special Function Registers. There are four SFRs used to read and write this memory. These registers are:

- EECON1
- EECON2 (Not a physically implemented register)
- EEDATA
- EEADR

EEDATA holds the 8-bit data for read/write, and EEADR holds the address of the EEPROM location being accessed. PIC16F84A devices have 64 bytes of data EEPROM with an address range from 0h to 3Fh.

The EEPROM data memory allows byte read and write. A byte write automatically erases the location and writes the new data (erase before write). The EEPROM data memory is rated for high erase/write cycles. The write time is controlled by an on-chip timer. The write-time will vary with voltage and temperature as well as from chip to chip. Please refer to AC specifications for exact limits.

When the device is code protected, the CPU may continue to read and write the data EEPROM memory. The device programmer can no longer access this memory.

Additional information on the Data EEPROM is available in the PICmicro™ Mid-Range Reference Manual, (DS33023).

FIGURE 5-1: EECON1 REGISTER (ADDRESS 88h)

U	U	U	R/W-0	R/W-x	R/W-0	R/S-0	R/S-x
_	_	_	EEIF	WRERR	WREN	WR	RD
bit7							bit0

R = Readable bit

W = Writable bitS = Settable bit

U = Unimplemented bit, read as '0'

- n = Value at POR reset

- bit 7:5 Unimplemented: Read as '0'
- bit 4 **EEIF**: EEPROM Write Operation Interrupt Flag bit
 - 1 = The write operation completed (must be cleared in software)
 - 0 = The write operation is not complete or has not been started
- bit 3 WRERR: EEPROM Error Flag bit
 - 1 = A write operation is prematurely terminated
 - (any MCLR reset or any WDT reset during normal operation)
 - 0 = The write operation completed
- bit 2 WREN: EEPROM Write Enable bit
 - 1 = Allows write cycles
 - 0 = Inhibits write to the data EEPROM
- bit 1 WR: Write Control bit
 - 1 = initiates a write cycle. (The bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software.
 - 0 = Write cycle to the data EEPROM is complete
- bit 0 RD: Read Control bit
 - 1 = Initiates an EEPROM read (read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared) in software).
 - 0 = Does not initiate an EEPROM read

5.1 Reading the EEPROM Data Memory

To read a data memory location, the user must write the address to the EEADR register and then set control bit RD (EECON1<0>). The data is available, in the very next cycle, in the EEDATA register; therefore it can be read in the next instruction. EEDATA will hold this value until another read or until it is written to by the user (during a write operation).

EXAMPLE 5-1: DATA EEPROM READ

```
BCF STATUS, RP0 ; Bank 0

MOVLW CONFIG_ADDR ;

MOVWF EEADR ; Address to read

BSF STATUS, RP0 ; Bank 1

BSF EECON1, RD ; EE Read

BCF STATUS, RP0 ; Bank 0

MOVF EEDATA, W ; W = EEDATA
```

5.2 Writing to the EEPROM Data Memory

To write an EEPROM data location, the user must first write the address to the EEADR register and the data to the EEDATA register. Then the user must follow a specific sequence to initiate the write for each byte.

EXAMPLE 5-1: DATA EEPROM WRITE

		BSF	STATUS, RPO	;	Bank 1
		BCF	INTCON, GIE	;	Disable INTs.
		BSF	EECON1, WREN	;	Enable Write
		MOVLW	55h	;	
		MOVWF	EECON2	;	Write 55h
_	ĕ	MOVLW	AAh	;	
ĕ	ũ	MOVWF	EECON2	;	Write AAh
ΙĒ	<u>e</u>	MOVLW MOVWF BSF	EECON1,WR	;	Set WR bit
ĕ	ě			;	begin write
12	(O)	BSF	INTCON, GIE	;	Enable INTs.

The write will not initiate if the above sequence is not exactly followed (write 55h to EECON2, write AAh to EECON2, then set WR bit) for each byte. We strongly recommend that interrupts be disabled during this code segment.

Additionally, the WREN bit in EECON1 must be set to enable write. This mechanism prevents accidental writes to data EEPROM due to errant (unexpected)

code execution (i.e., lost programs). The user should keep the WREN bit clear at all times, except when updating EEPROM. The WREN bit is not cleared by hardware

After a write sequence has been initiated, clearing the WREN bit will not affect this write cycle. The WR bit will be inhibited from being set unless the WREN bit is set.

At the completion of the write cycle, the WR bit is cleared in hardware and the EE Write Complete Interrupt Flag bit (EEIF) is set. The user can either enable this interrupt or poll this bit. EEIF must be cleared by software.

5.3 Write Verify

Depending on the application, good programming practice may dictate that the value written to the Data EEPROM should be verified (Example 5-1) to the desired value to be written. This should be used in applications where an EEPROM bit will be stressed near the specification limit. The Total Endurance disk will help determine your comfort level.

Generally the EEPROM write failure will be a bit which was written as a '0', but reads back as a '1' (due to leakage off the bit).

EXAMPLE 5-1: WRITE VERIFY

```
BCF
         STATUS, RPO; Bank 0
   :
                     ; Any code can go here
   MOVF EEDATA, W ; Must be in Bank 0
   BSF
         STATUS, RPO; Bank 1
READ
   BSF
         EECON1, RD ; YES, Read the
                     ; value written
   BCF
         STATUS, RP0 ; Bank 0
; Is the value written (in W reg) and
   read (in EEDATA) the same?
   SUBWF EEDATA, W ;
   BTFSS STATUS, Z ; Is difference 0?
   GOTO WRITE_ERR ; NO, Write error
                     ; YES, Good write
                     ; Continue program
```

TABLE 5-1 REGISTERS/BITS ASSOCIATED WITH DATA EEPROM

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets
08h	EEDATA	EEPROM (data regis		xxxx xxxx	uuuu uuuu					
09h	EEADR	EEPROM 8	EPROM address register								uuuu uuuu
88h	EECON1	_	_	_	EEIF	WRERR	WREN	WR	RD	0 x000	0 q000
89h	EECON2	EEPROM (EEPROM control register 2								

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', <math>q = value depends upon condition. Shaded cells are not used by data EEPROM.

SPECIAL FEATURES OF THE 6.0 CPU

What sets a microcontroller apart from other processors are special circuits to deal with the needs of real time applications. The PIC16F84A has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These features are:

- OSC Selection
- Reset
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
- Interrupts
- Watchdog Timer (WDT)
- SLEEP
- · Code protection
- ID locations
- · In-circuit serial programming

The PIC16F84A has a Watchdog Timer which can be shut off only through configuration bits. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in reset until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 72 ms (nominal) on power-up only. This design keeps the device in reset while the power supply stabilizes. With these two timers on-chip, most applications need no external reset circuitry.

SLEEP mode offers a very low current power-down mode. The user can wake-up from SLEEP through external reset, Watchdog Timer time-out or through an interrupt. Several oscillator options are provided to allow the part to fit the application. The RC oscillator option saves system cost while the LP crystal option saves power. A set of configuration bits are used to select the various options.

Additional information on special features is available in the PICmicro™ Mid-Range Reference Manual, (DS33023).

6.1 **Configuration Bits**

The configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped in program memory location 2007h.

Address 2007h is beyond the user program memory space and it belongs to the special test/configuration memory space (2000h - 3FFFh). This space can only be accessed during programming.

FIGURE 6-1: **CONFIGURATION WORD - PIC16F84A**

R/P-u CP CP CP CP CP CP CP CP CP PWRTE | WDTE | FOSC1 | FOSC0 bit13 bit0 = Readable bit = Programmable bit n = Value at POR reset u = unchanged bit 13:4 **CP**: Code Protection bit 1 = Code protection off 0 = All memory is code protected bit 3 **PWRTE**: Power-up Timer Enable bit 1 = Power-up timer is disabled 0 = Power-up timer is enabled bit 2 WDTE: Watchdog Timer Enable bit 1 = WDT enabled 0 = WDT disabled FOSC1:FOSC0: Oscillator Selection bits bit 1:0 11 = RC oscillator 10 = HS oscillator 01 = XT oscillator 00 = LP oscillator

6.2 Oscillator Configurations

6.2.1 OSCILLATOR TYPES


The PIC16F84A can be operated in four different oscillator modes. The user can program two configuration bits (FOSC1 and FOSC0) to select one of these four modes:

- LP Low Power CrystalXT Crystal/Resonator
- HS High Speed Crystal/Resonator
- RC Resistor/Capacitor

6.2.2 CRYSTAL OSCILLATOR / CERAMIC RESONATORS

In XT, LP or HS modes a crystal or ceramic resonator is connected to the OSC1/CLKIN and OSC2/CLKOUT pins to establish oscillation (Figure 6-2).

FIGURE 6-2: CRYSTAL/CERAMIC
RESONATOR OPERATION
(HS, XT OR LP OSC
CONFIGURATION)



Note1: See Table 6-1 for recommended values of C1 and C2.

- 2: A series resistor (RS) may be required for AT strip cut crystals.
- 3: RF varies with the crystal chosen.

The PIC16F84A oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in XT, LP or HS modes, the device can have an external clock source to drive the OSC1/CLKIN pin (Figure 6-3).

FIGURE 6-3: EXTERNAL CLOCK INPUT OPERATION (HS, XT OR LP OSC CONFIGURATION)




TABLE 6-1 CAPACITOR SELECTION FOR CERAMIC RESONATORS

Ranges Tes	Ranges Tested:								
Mode	Freq	OSC1/C1	OSC2/C2						
XT	455 kHz	47 - 100 pF	47 - 100 pF						
	2.0 MHz	15 - 33 pF	15 - 33 pF						
	4.0 MHz	15 - 33 pF	15 B3 pF						
HS	8.0 MHz	15 - 33 pF	15 < 33 pF						
	10.0 MHz	15 - 33 pF	√15 √33 pF						
Note: Recommended values of C1 and C2 are identical to the ranges tested table. Higher capacitance increases the stability of the oscillator but also increases the start-up time. These values are for design guidance only. Since each resonator has its own characteristics, the user should consult the resonator manufacturer for the appropriate values of external components.									
Resonators Tested:									
455 kHz	kHz Panasonic EFO-A455K04B ± 0.3%								
2.0 MHz	Murata Erie CSA2.00MG ± 0.5%								
A O MHZ	Murata Erie CSA4.00MG ± 0.5%								
8.0 MHz	Murata Erie CSA8.00MT ± 0.5%								

TABLE 6-2 CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR

None of the resonators had built-in capacitors.

Murata Erie CSA10.00MTZ

 $\pm 0.5\%$

10.0 MHz

Mode	Freq	OSC1/C1	OSC2/C2
LP	32 kHz	68 - 100 pF	68 - 100 pF
	200 kHz	15 - 33 pF	15 - 33 pF
XT	100 kHz	100 - 150 pF	100 - 150 pF
	2 MHz	15 - 33 pF	15 - 33 pF
	4 MHz	15 - 33 pF	15 - 33 pF
HS	4 MHz	15 - 33 pF	15-33 pF
	10 MHz	15 - 33 pF	15 €33 pF

ote: Higher capacitance increases the stability of oscillator but also increases the start up time. These values are for design guidance only. Rs may be required in HS mode as well as XT mode to avoid overdriving crestals with low drive level specification. Since each creativatal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external comportents.


For $\sqrt{00}$ 4.5 $\sqrt{0}$, $C1 = C2 \approx 30$ pF is recommended.

Crystals Tes	Crystals Tested:									
32.768 kHz	Epson C-001R32.768K-A	± 20 PPM								
100 kHz	Epson C-2 100.00 KC-P	± 20 PPM								
200 kHz	STD XTL 200.000 KHz	± 20 PPM								
1.0 MHz	ECS ECS-10-13-2	± 50 PPM								
2.0 MHz	ECS ECS-20-S-2	± 50 PPM								
4.0 MHz	ECS ECS-40-S-4	± 50 PPM								
10.0 MHz	ECS ECS-100-S-4	± 50 PPM								

6.2.3 RC OSCILLATOR

For timing insensitive applications the RC device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (Rext) values, capacitor (Cext) values, and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types also affects the oscillation frequency, especially for low Cext values. The user needs to take into account variation due to tolerance of the external R and C components. Figure 6-4 shows how an R/C combination is connected to the PIC16F84A.

FIGURE 6-4: RC OSCILLATOR MODE



6.3 Reset

The PIC16F84A differentiates between various kinds of reset:

- Power-on Reset (POR)
- MCLR reset during normal operation
- MCLR reset during SLEEP
- WDT Reset (during normal operation)
- WDT Wake-up (during SLEEP)

Figure 6-5 shows a simplified block diagram of the on-chip reset circuit. The \overline{MCLR} reset path has a noise filter to ignore small pulses. The electrical specifications state the pulse width requirements for the \overline{MCLR} pin.

Some registers are not affected in any reset condition; their status is unknown on a POR reset and unchanged in any other reset. Most other registers are reset to a "reset state" on POR, $\overline{\text{MCLR}}$ or WDT reset during normal operation and on $\overline{\text{MCLR}}$ reset during SLEEP. They are not affected by a WDT reset during SLEEP, since this reset is viewed as the resumption of normal operation.

Table 6-3 gives a description of reset conditions for the program counter (PC) and the STATUS register. Table 6-4 gives a full description of reset states for all registers.

The TO and PD bits are set or cleared differently in different reset situations (Section 6.7). These bits are used in software to determine the nature of the reset.

FIGURE 6-5: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT




TABLE 6-3 RESET CONDITION FOR PROGRAM COUNTER AND THE STATUS REGISTER

Condition	Program Counter	STATUS Register
Power-on Reset	000h	0001 1xxx
MCLR Reset during normal operation	000h	000u uuuu
MCLR Reset during SLEEP	000h	0001 0uuu
WDT Reset (during normal operation)	000h	0000 1uuu
WDT Wake-up	PC + 1	uuu0 0uuu
Interrupt wake-up from SLEEP	PC + 1 ⁽¹⁾	uuu1 0uuu

Legend: u = unchanged, x = unknown.

Note 1: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

TABLE 6-4 RESET CONDITIONS FOR ALL REGISTERS

Register	Address	Power-on Reset	MCLR Reset during: - normal operation - SLEEP WDT Reset during normal operation	Wake-up from SLEEP: - through interrupt - through WDT Time-out
W	_	xxxx xxxx	uuuu uuuu	uuuu uuuu
INDF	00h			
TMR0	01h	xxxx xxxx	uuuu uuuu	uuuu uuuu
PCL	02h	0000h	0000h	PC + 1 ⁽²⁾
STATUS	03h	0001 1xxx	000q quuu ⁽³⁾	uuuq quuu ⁽³⁾
FSR	04h	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTA ⁽⁴⁾	05h	x xxxx	u uuuu	u uuuu
PORTB ⁽⁵⁾	06h	xxxx xxxx	uuuu uuuu	uuuu uuuu
EEDATA	08h	xxxx xxxx	uuuu uuuu	uuuu uuuu
EEADR	09h	xxxx xxxx	uuuu uuuu	uuuu uuuu
PCLATH	0Ah	0 0000	0 0000	u uuuu
INTCON	0Bh	0000 000x	0000 000u	uuuu uuuu ⁽¹⁾
INDF	80h			
OPTION_REG	81h	1111 1111	1111 1111	uuuu uuuu
PCL	82h	0000h	0000h	PC + 1
STATUS	83h	0001 1xxx	000q quuu ⁽³⁾	uuuq quuu ⁽³⁾
FSR	84h	xxxx xxxx	uuuu uuuu	uuuu uuuu
TRISA	85h	1 1111	1 1111	u uuuu
TRISB	86h	1111 1111	1111 1111	uuuu uuuu
EECON1	88h	0 x000	0 q000	0 uuuu
EECON2	89h			
PCLATH	8Ah	0 0000	0 0000	u uuuu
INTCON	8Bh	0000 000x	0000 000u	uuuu uuuu ⁽¹⁾

Legend: u = unchanged, x = unknown, -= unimplemented bit read as '0', q = value depends on condition.

- Note 1: One or more bits in INTCON will be affected (to cause wake-up).
 - 2: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).
 - 3: Table 6-3 lists the reset value for each specific condition.
 - 4: On any device reset, these pins are configured as inputs.
 - 5: This is the value that will be in the port output latch.

6.4 Power-on Reset (POR)

A Power-on Reset pulse is generated on-chip when VDD rise is detected (in the range of 1.2V - 1.7V). To take advantage of the POR, just tie the MCLR pin directly (or through a resistor) to VDD. This will eliminate external RC components usually needed to create Power-on Reset. A minimum rise time for VDD must be met for this to operate properly. See Electrical Specifications for details.

When the device starts normal operation (exits the reset condition), device operating parameters (voltage, frequency, temperature, ...) must be meet to ensure operation. If these conditions are not met, the device must be held in reset until the operating conditions are met.

For additional information, refer to Application Note AN607, "Power-up Trouble Shooting."

The POR circuit does not produce an internal reset when VDD declines.

6.5 <u>Power-up Timer (PWRT)</u>

The Power-up Timer (PWRT) provides a fixed 72 ms nominal time-out (TPWRT) from POR (Figure 6-7, Figure 6-8, Figure 6-9 and Figure 6-10). The Power-up Timer operates on an internal RC oscillator. The chip is kept in reset as long as the PWRT is active. The PWRT delay allows the VDD to rise to an acceptable level (Possible exception shown in Figure 6-10).

A configuration bit, \overline{PWRTE} , can enable/disable the PWRT. See Figure 6-1 for the operation of the \overline{PWRTE} bit for a particular device.

The power-up time delay TPWRT will vary from chip to chip due to VDD, temperature, and process variation. See DC parameters for details.

6.6 Oscillator Start-up Timer (OST)

The Oscillator Start-up Timer (OST) provides a 1024 oscillator cycle delay (from OSC1 input) after the PWRT delay ends (Figure 6-7, Figure 6-8, Figure 6-9 and Figure 6-10). This ensures the crystal oscillator or resonator has started and stabilized.

The OST time-out (TOST) is invoked only for XT, LP and HS modes and only on Power-on Reset or wake-up from SLEEP.

When VDD rises very slowly, it is possible that the TPWRT time-out and Tost time-out will expire before VDD has reached its final value. In this case (Figure 6-10), an external power-on reset circuit may be necessary (Figure 6-6).

FIGURE 6-6: EXTERNAL POWER-ON
RESET CIRCUIT (FOR SLOW
VDD POWER-UP)

Note 1: External Power-on Reset circuit is required only if VDD

FIGURE 6-7: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1




FIGURE 6-8: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2




FIGURE 6-9: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD): FAST VDD RISE TIME





FIGURE 6-10: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD): SLOW VDD RISETIME



© 1998 Microchip Technology Inc. Preliminary DS35007A-page 27

6.7 <u>Time-out Sequence and Power-down</u> Status Bits (TO/PD)

On power-up (Figure 6-7, Figure 6-8, Figure 6-9 and Figure 6-10) the time-out sequence is as follows: First PWRT time-out is invoked after a POR has expired. Then the OST is activated. The total time-out will vary based on oscillator configuration and PWRTE configuration bit status. For example, in RC mode with the PWRT disabled, there will be no time-out at all.

TABLE 6-5 TIME-OUT IN VARIOUS SITUATIONS

Oscillator	Powe	Wake-up		
Configuration	PWRT Enabled	PWRT Disabled	from SLEEP	
XT, HS, LP	72 ms + 1024Tosc	1024Tosc	1024Tosc	
RC	72 ms	_	_	

Since the time-outs occur from the POR reset pulse, if $\overline{\text{MCLR}}$ is kept low long enough, the time-outs will expire. Then bringing $\overline{\text{MCLR}}$ high, execution will begin immediately (Figure 6-7). This is useful for testing purposes or to synchronize more than one PIC16F84A device when operating in parallel.

Table 6-6 shows the significance of the $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits. Table 6-3 lists the reset conditions for some special registers, while Table 6-4 lists the reset conditions for all the registers.

TABLE 6-6 STATUS BITS AND THEIR SIGNIFICANCE

TO	PD	Condition				
1	1	Power-on Reset				
0	х	Illegal, TO is set on POR				
х	0	Illegal, PD is set on POR				
0	1	WDT Reset (during normal operation)				
0	0	WDT Wake-up				
1	1	MCLR Reset during normal operation				
1	0	MCLR Reset during SLEEP or interrupt				
		wake-up from SLEEP				

6.8 Interrupts

The PIC16F84A has 4 sources of interrupt:

- External interrupt RB0/INT pin
- TMR0 overflow interrupt
- PORTB change interrupts (pins RB7:RB4)
- Data EEPROM write complete interrupt

The interrupt control register (INTCON) records individual interrupt requests in flag bits. It also contains the individual and global interrupt enable bits.

The global interrupt enable bit, GIE (INTCON<7>) enables (if set) all un-masked interrupts or disables (if cleared) all interrupts. Individual interrupts can be disabled through their corresponding enable bits in INTCON register. Bit GIE is cleared on reset.


The "return from interrupt" instruction, RETFIE, exits interrupt routine as well as sets the GIE bit, which re-enable interrupts.

The RB0/INT pin interrupt, the RB port change interrupt and the TMR0 overflow interrupt flags are contained in the INTCON register.

When an interrupt is responded to; the GIE bit is cleared to disable any further interrupt, the return address is pushed onto the stack and the PC is loaded with 0004h. For external interrupt events, such as the RB0/INT pin or PORTB change interrupt, the interrupt latency will be three to four instruction cycles. The exact latency depends when the interrupt event occurs. The latency is the same for both one and two cycle instructions. Once in the interrupt service routine the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid infinite interrupt requests.

Note 1: Individual interrupt flag bits are set regardless of the status of their corresponding mask bit or the GIE bit.

FIGURE 6-11: INTERRUPT LOGIC



6.8.1 INT INTERRUPT

External interrupt on RB0/INT pin is edge triggered: either rising if INTEDG bit (OPTION_REG<6>) is set, or falling, if INTEDG bit is clear. When a valid edge appears on the RB0/INT pin, the INTF bit (INTCON<1>) is set. This interrupt can be disabled by clearing control bit INTE (INTCON<4>). Flag bit INTF must be cleared in software via the interrupt service routine before re-enabling this interrupt. The INT interrupt can wake the processor from SLEEP (Section 6.11) only if the INTE bit was set prior to going into SLEEP. The status of the GIE bit decides whether the processor branches to the interrupt vector following wake-up.

6.8.2 TMR0 INTERRUPT

An overflow (FFh \rightarrow 00h) in TMR0 will set flag bit T0IF (INTCON<2>). The interrupt can be enabled/disabled by setting/clearing enable bit T0IE (INTCON<5>) (Section 4.0).

6.8.3 PORB INTERRUPT

An input change on PORTB<7:4> sets flag bit RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit RBIE (INTCON<3>) (Section 3.2).

Note 1: For a change on the I/O pin to be recognized, the pulse width must be at least Tcy wide.

6.8.4 DATA EEPROM INTERRUPT

At the completion of a data EEPROM write cycle, flag bit EEIF (EECON1<4>) will be set. The interrupt can be enabled/disabled by setting/clearing enable bit EEIE (INTCON<6>) (Section 5.0).

6.9 Context Saving During Interrupts

During an interrupt, only the return PC value is saved on the stack. Typically, users wish to save key register values during an interrupt (e.g., W register and STATUS register). This is implemented in software.

Example 6-1 stores and restores the STATUS and W register's values. The User defined registers, W_TEMP and STATUS_TEMP are the temporary storage locations for the W and STATUS registers values.

Example 6-1 does the following:

- a) Stores the W register.
- b) Stores the STATUS register in STATUS_TEMP.
- c) Executes the Interrupt Service Routine code.
- d) Restores the STATUS (and bank select bit) register.
- e) Restores the W register.

EXAMPLE 6-1: SAVING STATUS AND W REGISTERS IN RAM

```
PUSH
      MOVWF
               W_TEMP
                               ; Copy W to TEMP register,
       SWAPF
               STATUS, W
                               ; Swap status to be saved into W
               STATUS_TEMP
                               ; Save status to STATUS_TEMP register
       MOVWF
ISR
       :
                               ; Interrupt Service Routine
                                  should configure Bank as required
       :
POP
               STATUS_TEMP, W ; Swap nibbles in STATUS_TEMP register
       SWAPF
                               ; and place result into W
      MOVWF
               STATUS
                               ; Move W into STATUS register
                                  (sets bank to original state)
                               ; Swap nibbles in W_TEMP and place result in W_TEMP
       SWAPF
               W_TEMP, F
                               ; Swap nibbles in W_TEMP and place result into W
       SWAPF
               W_TEMP, W
```

6.10 Watchdog Timer (WDT)

The Watchdog Timer is a free running on-chip RC oscillator which does not require any external components. This RC oscillator is separate from the RC oscillator of the OSC1/CLKIN pin. That means that the WDT will run even if the clock on the OSC1/CLKIN and OSC2/CLKOUT pins of the device has been stopped, for example, by execution of a SLEEP instruction. During normal operation a WDT time-out generates a device RESET. If the device is in SLEEP mode, a WDT Wake-up causes the device to wake-up and continue with normal operation. The WDT can be permanently disabled by programming configuration bit WDTE as a '0' (Section 6.1).

6.10.1 WDT PERIOD

The WDT has a nominal time-out period of 18 ms, (with no prescaler). The time-out periods vary with temperature, VDD and process variations from part to

part (see DC specs). If longer time-out periods are desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT under software control by writing to the OPTION_REG register. Thus, time-out periods up to 2.3 seconds can be realized.

The CLRWDT and SLEEP instructions clear the WDT and the postscaler (if assigned to the WDT) and prevent it from timing out and generating a device RESET condition.

The $\overline{\text{TO}}$ bit in the STATUS register will be cleared upon a WDT time-out.

6.10.2 WDT PROGRAMMING CONSIDERATIONS

It should also be taken into account that under worst case conditions (VDD = Min., Temperature = Max., max. WDT prescaler) it may take several seconds before a WDT time-out occurs.

FIGURE 6-12: WATCHDOG TIMER BLOCK DIAGRAM




TABLE 6-7 SUMMARY OF REGISTERS ASSOCIATED WITH THE WATCHDOG TIMER

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets
2007h	Config. bits	(2)	(2)	(2)	(2)	PWRTE ⁽¹⁾	WDTE	FOSC1	FOSC0	(2)	
81h	OPTION_REG	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

Legend: x = unknown. Shaded cells are not used by the WDT.

Note 1: See Figure 6-1 for operation of the PWRTE bit.

2: See Figure 6-1 and Section 6.12 for operation of the Code and Data protection bits.

6.11 Power-down Mode (SLEEP)

A device may be powered down (SLEEP) and later powered up (Wake-up from SLEEP).

6.11.1 SLEEP

The Power-down mode is entered by executing the SLEEP instruction.

If enabled, the Watchdog Timer is cleared (but keeps running), the \overline{PD} bit (STATUS<3>) is cleared, the \overline{TO} bit (STATUS<4>) is set, and the oscillator driver is turned off. The I/O ports maintain the status they had before the SLEEP instruction was executed (driving high, low, or hi-impedance).

For the lowest current consumption in SLEEP mode, place all I/O pins at either at VDD or Vss, with no external circuitry drawing current from the I/O pins, and disable external clocks. I/O pins that are hi-impedance inputs should be pulled high or low externally to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or Vss. The contribution from on-chip pull-ups on PORTB should be considered.

The MCLR pin must be at a logic high level (VIHMC).

It should be noted that a RESET generated by a WDT time-out does not drive the MCLR pin low.

6.11.2 WAKE-UP FROM SLEEP

The device can wake-up from SLEEP through one of the following events:


- 1. External reset input on MCLR pin.
- WDT Wake-up (if WDT was enabled).
- Interrupt from RB0/INT pin, RB port change, or data EEPROM write complete.

Peripherals cannot generate interrupts during SLEEP, since no on-chip Q clocks are present.

The first event (\overline{MCLR} reset) will cause a device reset. The two latter events are considered a continuation of program execution. The \overline{TO} and \overline{PD} bits can be used to determine the cause of a device reset. The \overline{PD} bit, which is set on power-up, is cleared when SLEEP is invoked. The \overline{TO} bit is cleared if a WDT time-out occurred (and caused wake-up).

While the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up occurs regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction and then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.





Note 1: XT, HS or LP oscillator mode assumed.

- 2: Tost = 1024Tosc (drawing not to scale) This delay will not be there for RC osc mode.
- 3: GIE = '1' assumed. In this case after wake- up, the processor jumps to the interrupt routine. If GIE = '0', execution will continue in-line.
- 4: CLKOUT is not available in these osc modes, but shown here for timing reference.

6.11.3 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs before the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT postscaler will not be cleared, the TO bit will not be set and PD bits will not be cleared.
- If the interrupt occurs during or after the execution of a SLEEP instruction, the device will immediately wake up from sleep. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT postscaler will be cleared, the TO bit will be set and the PD bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the \overline{PD} bit. If the \overline{PD} bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.

6.12 Program Verification/Code Protection

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

Note: Microchip does not recommend code protecting windowed devices.

6.13 ID Locations

Four memory locations (2000h - 2004h) are designated as ID locations to store checksum or other code identification numbers. These locations are not accessible during normal execution but are readable and writable only during program/verify. Only the four least significant bits of ID location are usable.

6.14 <u>In-Circuit Serial Programming</u>

PIC16F84A microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for power, ground, and the programming voltage. Customers can manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product, allowing the most recent firmware or custom firmware to be programmed.

For complete details of serial programming, please refer to the In-Circuit Serial Programming (ICSP™) Guide, (DS30277).

7.0 INSTRUCTION SET SUMMARY

Each PIC16CXXX instruction is a 14-bit word divided into an OPCODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The PIC16CXX instruction set summary in Table 7-2 lists **byte-oriented**, **bit-oriented**, and **literal and control** operations. Table 7-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight or eleven bit constant or literal value.

TABLE 7-1 OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1) The assembler will generate code with x = 0. It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1
PC	Program Counter
TO	Time-out bit
PD	Power-down bit

The instruction set is highly orthogonal and is grouped into three basic categories:

- Byte-oriented operations
- · Bit-oriented operations
- Literal and control operations

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles with the second cycle executed as a NOP. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μs . If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 μs .

Table 7-2 lists the instructions recognized by the MPASM assembler.

Figure 7-1 shows the general formats that the instructions can have.


Note: To maintain upward compatibility with future PIC16CXXX products, do not use the OPTION and TRIS instructions.

All examples use the following format to represent a hexadecimal number:

0xhł

where h signifies a hexadecimal digit.

FIGURE 7-1: GENERAL FORMAT FOR INSTRUCTIONS



A description of each instruction is available in the PICmicro $^{\text{TM}}$ Mid-Range Reference Manual, (DS33023).

PIC16F84A

TABLE 7-2 PIC16CXXX INSTRUCTION SET

Mnemonic, Operands		Description	Cycles		14-Bit Opcode			Status	Notes
				MSb			LSb	Affected	
BYTE-ORIENTED FILE REGISTER OPERATIONS									
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1,2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	0xxx	xxxx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1,2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1,2
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1,2,3
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1,2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1,2,3
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1,2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1,2
MOVWF	f	Move W to f	1	00	0000	lfff	ffff		
NOP	-	No Operation	1	00	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	1,2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	1,2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C,DC,Z	1,2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		1,2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1,2
BIT-ORIENTED FILE REGISTER OPERATIONS									
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1,2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1,2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3
LITERAL AND CONTROL OPERATIONS									
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk		
CLRWDT	-	Clear Watchdog Timer	1	00	0000	0110	0100	TO,PD	
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk		
RETFIE	-	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk		
RETURN	-	Return from Subroutine	2	00	0000	0000	1000		
SLEEP	-	Go into standby mode	1	00	0000	0110	0011	TO,PD	
SUBLW	k	Subtract W from literal	1	11	110x	kkkk	kkkk	C,DC,Z	
XORLW	k	Exclusive OR literal with W	1	11		kkkk		Z Z	

Note 1: When an I/O register is modified as a function of itself (e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

^{2:} If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 Module.

^{3:} If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

8.0 DEVELOPMENT SUPPORT

8.1 <u>Development Tools</u>

The PICmicro[™] microcontrollers are supported with a full range of hardware and software development tools:

- MPLAB™-ICE Real-Time In-Circuit Emulator
- ICEPIC™ Low-Cost PIC16C5X and PIC16CXXX In-Circuit Emulator
- PRO MATE[®] II Universal Programmer
- PICSTART[®] Plus Entry-Level Prototype Programmer
- SIMICE
- PICDEM-1 Low-Cost Demonstration Board
- PICDEM-2 Low-Cost Demonstration Board
- PICDEM-3 Low-Cost Demonstration Board
- MPASM Assembler
- MPLAB™ SIM Software Simulator
- MPLAB-C17 (C Compiler)
- Fuzzy Logic Development System (fuzzyTECH[®]–MP)
- KEELOQ[®] Evaluation Kits and Programmer

8.2 MPLAB-ICE: High Performance Universal In-Circuit Emulator with MPLAB IDE

The MPLAB-ICE Universal In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PICmicro microcontrollers (MCUs). MPLAB-ICE is supplied with the MPLAB Integrated Development Environment (IDE), which allows editing, "make" and download, and source debugging from a single environment.

Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB-ICE allows expansion to support all new Microchip microcontrollers.

The MPLAB-ICE Emulator System has been designed as a real-time emulation system with advanced features that are generally found on more expensive development tools. The PC compatible 386 (and higher) machine platform and Microsoft Windows[®] 3.x or Windows 95 environment were chosen to best make these features available to you, the end user.

MPLAB-ICE is available in two versions. MPLAB-ICE 1000 is a basic, low-cost emulator system with simple trace capabilities. It shares processor modules with the MPLAB-ICE 2000. This is a full-featured emulator system with enhanced trace, trigger, and data monitoring features. Both systems will operate across the entire operating speed reange of the PICmicro MCU.

8.3 <u>ICEPIC: Low-Cost PICmicro™</u> In-Circuit Emulator

ICEPIC is a low-cost in-circuit emulator solution for the Microchip PIC12CXXX, PIC16C5X and PIC16CXXX families of 8-bit OTP microcontrollers.

ICEPIC is designed to operate on PC-compatible machines ranging from 386 through Pentium™ based machines under Windows 3.x, Windows 95, or Windows NT environment. ICEPIC features real time, non-intrusive emulation.

8.4 PRO MATE II: Universal Programmer

The PRO MATE II Universal Programmer is a full-featured programmer capable of operating in stand-alone mode as well as PC-hosted mode. PRO MATE II is CE compliant.

The PRO MATE II has programmable VDD and VPP supplies which allows it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for displaying error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In standalone mode the PRO MATE II can read, verify or program PIC12CXXX, PIC14C000, PIC16C5X, PIC16CXXX and PIC17CXX devices. It can also set configuration and code-protect bits in this mode.

8.5 <u>PICSTART Plus Entry Level</u> <u>Development System</u>

The PICSTART programmer is an easy-to-use, low-cost prototype programmer. It connects to the PC via one of the COM (RS-232) ports. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. PICSTART Plus is not recommended for production programming.

PICSTART Plus supports all PIC12CXXX, PIC14C000, PIC16C5X, PIC16CXXX and PIC17CXX devices with up to 40 pins. Larger pin count devices such as the PIC16C923, PIC16C924 and PIC17C756 may be supported with an adapter socket. PICSTART Plus is CE compliant.

8.6 <u>SIMICE Entry-Level Hardware</u> Simulator

SIMICE is an entry-level hardware development system designed to operate in a PC-based environment with Microchip's simulator MPLAB™-SIM. Both SIM-ICE and MPLAB-SIM run under Microchip Technology's MPLAB Integrated Development Environment (IDE) software. Specifically, SIMICE provides hardware simulation for Microchip's PIC12C5XX, PIC12CE5XX, and PIC16C5X families of PICmicro™ 8-bit microcontrollers. SIMICE works in conjunction with MPLAB-SIM to provide non-real-time I/O port emulation. SIMICE enables a developer to run simulator code for driving the target system. In addition, the target system can provide input to the simulator code. This capability allows for simple and interactive debugging without having to manually generate MPLAB-SIM stimulus files. SIMICE is a valuable debugging tool for entrylevel system development.

8.7 <u>PICDEM-1 Low-Cost PICmicro</u> Demonstration Board

The PICDEM-1 is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The users can program the sample microcontrollers provided with the PICDEM-1 board, on a PRO MATE II or PICSTART-Plus programmer, and easily test firmware. The user can also connect the PICDEM-1 board to the MPLAB-ICE emulator and download the firmware to the emulator for testing. Additional prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push-button switches and eight LEDs connected to PORTB.

8.8 PICDEM-2 Low-Cost PIC16CXX Demonstration Board

The PICDEM-2 is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-2 board, on a PRO MATE II programmer or PICSTART-Plus, and easily test firmware. The MPLAB-ICE emulator may also be used with the PICDEM-2 board to test firmware. Additional prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push-button switches, a potentiometer for simulated analog input, a Serial EEPROM to demonstrate usage of the I²C bus and separate headers for connection to an LCD module and a keypad.

8.9 PICDEM-3 Low-Cost PIC16CXXX Demonstration Board

The PICDEM-3 is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will also support future 44-pin PLCC microcontrollers with a LCD Module. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-3 board, on a PRO MATE II programmer or PICSTART Plus with an adapter socket, and easily test firmware. The MPLAB-ICE emulator may also be used with the PICDEM-3 board to test firmware. Additional prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the features include an RS-232 interface, push-button switches, a potentiometer for simulated analog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PICDEM-3 board is an LCD panel, with 4 commons and 12 segments, that is capable of displaying time, temperature and day of the week. The PICDEM-3 provides an additional RS-232 interface and Windows 3.1 software for showing the demultiplexed LCD signals on a PC. A simple serial interface allows the user to construct a hardware demultiplexer for the LCD signals.

8.10 MPLAB Integrated Development Environment Software

The MPLAB IDE Software brings an ease of software development previously unseen in the 8-bit microcontroller market. MPLAB is a windows based application which contains:

- · A full featured editor
- · Three operating modes
 - editor
 - emulator
 - simulator
- A project manager
- · Customizable tool bar and key mapping
- · A status bar with project information
- Extensive on-line help

MPLAB allows you to:

- Edit your source files (either assembly or 'C')
- One touch assemble (or compile) and download to PICmicro tools (automatically updates all project information)
- · Debug using:
 - source files
 - absolute listing file

The ability to use MPLAB with Microchip's simulator allows a consistent platform and the ability to easily switch from the low cost simulator to the full featured emulator with minimal retraining due to development tools.

8.11 Assembler (MPASM)

The MPASM Universal Macro Assembler is a PC-hosted symbolic assembler. It supports all microcontroller series including the PIC12C5XX, PIC14000, PIC16C5X, PIC16CXXX, and PIC17CXX families.

MPASM offers full featured Macro capabilities, conditional assembly, and several source and listing formats. It generates various object code formats to support Microchip's development tools as well as third party programmers.

MPASM allows full symbolic debugging from MPLAB-ICE, Microchip's Universal Emulator System.

MPASM has the following features to assist in developing software for specific use applications.

- Provides translation of Assembler source code to object code for all Microchip microcontrollers.
- · Macro assembly capability.
- Produces all the files (Object, Listing, Symbol, and special) required for symbolic debug with Microchip's emulator systems.
- Supports Hex (default), Decimal and Octal source and listing formats.

MPASM provides a rich directive language to support programming of the PICmicro. Directives are helpful in making the development of your assemble source code shorter and more maintainable.

8.12 Software Simulator (MPLAB-SIM)

The MPLAB-SIM Software Simulator allows code development in a PC host environment. It allows the user to simulate the PICmicro series microcontrollers on an instruction level. On any given instruction, the user may examine or modify any of the data areas or provide external stimulus to any of the pins. The input/output radix can be set by the user and the execution can be performed in; single step, execute until break, or in a trace mode.

MPLAB-SIM fully supports symbolic debugging using MPLAB-C17 and MPASM. The Software Simulator offers the low cost flexibility to develop and debug code outside of the laboratory environment making it an excellent multi-project software development tool.

8.13 MPLAB-C17 Compiler

The MPLAB-C17 Code Development System is a complete ANSI 'C' compiler and integrated development environment for Microchip's PIC17CXXX family of microcontrollers. The compiler provides powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compiler provides symbol information that is compatible with the MPLAB IDE memory display.

8.14 Fuzzy Logic Development System (fuzzyTECH-MP)

fuzzyTECH-MP fuzzy logic development tool is available in two versions - a low cost introductory version, MP Explorer, for designers to gain a comprehensive working knowledge of fuzzy logic system design; and a full-featured version, fuzzyTECH-MP, Edition for implementing more complex systems.

Both versions include Microchip's $fuzzyLAB^{\text{TM}}$ demonstration board for hands-on experience with fuzzy logic systems implementation.

8.15 <u>SEEVAL® Evaluation and</u> <u>Programming System</u>

The SEEVAL SEEPROM Designer's Kit supports all Microchip 2-wire and 3-wire Serial EEPROMs. The kit includes everything necessary to read, write, erase or program special features of any Microchip SEEPROM product including Smart Serials™ and secure serials. The Total Endurance™ Disk is included to aid in tradeoff analysis and reliability calculations. The total kit can significantly reduce time-to-market and result in an optimized system.

8.16 <u>KeeLoq® Evaluation and</u> <u>Programming Tools</u>

KEELOQ evaluation and programming tools support Microchips HCS Secure Data Products. The HCS evaluation kit includes an LCD display to show changing codes, a decoder to decode transmissions, and a programming interface to program test transmitters.

TABLE 8-1:

DEVELOPMENT TOOLS FROM MICROCHIP

HCS200 HCS300 HCS301

NOTES:

9.0 ELECTRICAL CHARACTERISTICS FOR PIC16F84A


Absolute Maximum Ratings †

Ambient temperature under bias	
Storage temperature	65°C to +150°C
Voltage on any pin with respect to Vss (except VDD, MCLR, and RA4)	0.3V to (VDD + 0.3V)
Voltage on VDD with respect to Vss	0.3 to +7.5V
Voltage on MCLR with respect to Vss ⁽¹⁾	0.3 to +14V
Voltage on RA4 with respect to Vss	0.3 to +8.5V
Total power dissipation ⁽²⁾	800 mW
Maximum current out of Vss pin	
Maximum current into VDD pin	
Input clamp current, IiK (VI < 0 or VI > VDD)	
Output clamp current, loκ (Vo < 0 or Vo > VDD)	
Maximum output current sunk by any I/O pin	
Maximum output current sourced by any I/O pin	20 mA
Maximum current sunk by PORTA	
Maximum current sourced by PORTA	50 mA
Maximum current sunk by PORTB	150 mA
Maximum current sourced by PORTB.	100 mA
	>

Note 1: Voltage spikes below Vss at the MCLR pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR pin rather than pulling this pin directly to Vss.

Note 2: Power dissipation is calculated as follows: Pdis $\sqrt[4]{VDQ} \times \sqrt[4]{RD} \rightarrow \sum IOH + \sum \{(VDD-VOH) \times IOH \} + \sum (VOI \times IOL)$.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.



© 1998 Microchip Technology Inc. Preliminary DS35007A-page 41

TABLE 9-1 CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

osc	PIC16F84A-04	PIC16F84A-20	PIC16LF84A-04
RC	VDD: 4.0V to 5.5V	VDD: 4.5V to 5.5V	VDD: 2.0V to 5.5V
	IDD: 4.5 mA max. at 5.5V	IDD: 1.8 mA typ. at 5.5V	IDD: 4.5 mA max. at 5.5V
	IPD: 14 μA max. at 4V, WDT dis	IPD: 1.0 μA typ. at 5.5V, WDT dis	IPD: 7.0 μA max. at 2V WDT dis
	Freq: 4.0 MHz max. at 4V	Freq: 40 MHz max. at 4V	Freq: 2.0 MHz max. at 2V
XT	VDD: 4.0V to 5.5V	VDD: 4.5V to 5.5V	VDD: 2.0V to 5.5V
	IDD: 4.5 mA max. at 5.5V	IDD: 1.8 mA typ. at 5.5V	IDD: 4.5 mA max. at 5.5V
	IPD: 14 μA max. at 4V, WDT dis	IPD: 1.0 μA typ. at 5.5V, WDT dis	IPD: 7.0 μA max. at 2¼ WDT dis
	Freq: 4.0 MHz max. at 4V	Freq: 4.0 MHz max. at 4.5V	Freq: 2.0 MHz max. at 2V
HS	VDD: 4.5V to 5.5V	VDD: 4.5V to 5.5V	~ \ \
	IDD: 4.5 mA typ. at 5.5V	IDD: 10 mA max. at 5.5V typ.	Do not use in HS mode
	IPD: 1.0 μA typ. at 4.5V, WDT dis	IPD: 1.0 μA typ. at 4.5V, WDT dis	Do not use in As mode
	Freq: 4.0 MHz max. at 4.5V	Freq: 20 MHz max. at 4.5V	
LP	VDD: 4.0V to 5.5V		VDD; 2.0V to 5.5V
	IDD: 48 μA typ. at 32 kHz, 2.0V	Do not use in LP mode	IDD: 45 µA max. at 32 kHz, 2.0V
	IPD: 0.6 μA typ. at 3.0V, WDT dis	Do not use in LF mode	IPD: 7 µA max. at 2.0V WDT dis
	Freq: 200 kHz max. at 4V	_	Freq: 200 kHz max. at 2V

The shaded sections indicate oscillator selections which are tested for functionality but not for MW/MAX specifications. It is recommended that the user select the device type that ensures the specifications required.



9.1 DC CHARACTERISTICS: PIC16F84A-04 (Commercial, Industrial) PIC16F84A-20 (Commercial, Industrial)

DC Characteristics Power Supply PinsStandard Operating Conditions (unless otherwise stated) Operating temperature $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial) $-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial)							°C ≤ TA ≤ +70°C (commercial)
Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
D001 D001A	VDD	Supply Voltage	4.0 4.5	_	5.5 5.5	V	XT, RC and LP osc configuration HS osc configuration
D002*	VDR	RAM Data Retention Voltage (Note 1)	1.5*	_	_	V	Device in SLEEP mode
D003	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	_	Vss	_	V	See section on Power-on Reset for details
D004* D004A*	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05* TBD	_	_	V/ms	PWRT enabled (PWRTE bit clear) PWRT disabled (PWRTE bit set) See section on Power-on-Reset for details
D010 D010A	IDD	Supply Current (Note 2)	_	1.8 3	4.5 10	mA mA	RC and XT osc configuration (Note 4) Fosc = 4.0 MHz, VDb = 5.5V Fosc = 4.0 MHz, VDD = 5.5V (During Flash programming) HS osc configuration (PIC16F84A-20) Fosc = 20 MHz, VDD = 5.5V
D020 D021 D021A	IPD	Power-down Current (Note 3)	_ _ _	7.0 1.0 1.0	28	μΑ μΑ μΑ	VDD = 4.0V, WDT enabled, industrial VDD = 4.0V, WDT disabled, commercial VDD = 4.0V, WDT disabled, industrial
D022*	Δlwdt	Module Differential Current (Note 5) Watchdog Timer		6.0	20* 25*	μΑ	WDTE bit set, VDD = 4.0V, commercial WDTE bit set, VDD = 4.0V, extended

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the limit to which VDD can be lowered without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.
 - The test conditions for all Job measurements in active operation mode are:
 - OSC1=external square wave, from rail to rail; all I/O pins tristated, pulled to VDD, TOCKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
 - 3: The power down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
 - 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula IR = VDD/2Rext (mA) with Rext in kOhm.
 - 5: The \(\Delta\) current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD measurement.

9.2 DC CHARACTERISTICS: PIC16LF84A-04 (Commercial, Industrial)

	haracteristics r Supply Pins Standard Operating Conditions (unless otherwise stated) Operating temperature $0^{\circ}\text{C} \leq \text{TA} \leq +70^{\circ}\text{C}$ (commercial) $-40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C}$ (industrial)						
Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
D001	VDD	Supply Voltage	2.0	_	5.5	V	XT, RC, and LP osc configuration
D002*	VDR	RAM Data Retention Voltage (Note 1)	1.5*	_	_	V	Device in SLEEP mode
D003	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	_	Vss	_	V	See section on Power-on Reset for details
D004* D004A*	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05* TBD	_	_	V/ms	PWRT enabled (PWRTE bit clear) PWRT disabled (PWRTE bit set) See section on Power on Reset for details
D010 D010A	IDD	Supply Current (Note 2)	_	1 3	4 10 45	mA mA	RC and XT osc configuration (Note 4) FOSC = 2.0 MHz, VDD = 5.5V FOSC = 2.0 MHz, VDD = 5.5V (During Flash programming) LP osc configuration FoSC = 32 kHz, VDD = 2.0V,
D014				10	70	μ/ (WDT disabled
D020 D021 D021A	IPD	Power-down Current (Note 3)	_ _ _	3.0 0.4 0.4	16 7.0 9.0	μΑ	VDD = 2.0V, WDT enabled, industrial VDD = 2.0V, WDT disabled, commercial VDD = 2.0V, WDT disabled, industrial
D022*	Δlwdt	Module Differential Current (Note 5) Watchdog Timer	 - -/	6.0	20* 25*	μΑ	WDTE bit set, VDD = 4.0V, commercial WDTE bit set, VDD = 4.0V, industrial

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the limit to which VDD can be lowered in SYEEP mode without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.
 - The test conditions for all Job measurements in active operation mode are:
 - OSC1=external square wave, from rail to rail; all I/O pins tristated, pulled to VDD, TOCKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
 - 3: The power down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
 - 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula IR = VDD/2Rext (mA) with Rext in kOhm.
 - 5: The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD measurement.

9.3 DC CHARACTERISTICS:

PIC16F84A-04 (Commercial, Industrial) PIC16F84A-20 (Commercial, Industrial) PIC16LF84A-04 (Commercial, Industrial)

DC Characteristics All Pins Except Power Supply Pins Standard Operating Conditions (unless otherwise stated)

Operating temperature $0^{\circ}\text{C} \le \text{Ta} \le +70^{\circ}\text{C}$ (commercial) $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ (industrial)

Operating voltage VDD range as described in DC spec

Section 9.1 and Section 9.2.

Parame-							
ter No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
		Input Low Voltage					
	VIL	I/O ports					
D030		with TTL buffer	Vss	_	0.8	V	4.5V ≤ ∇DĐ ≤ 5.5V (Note 4)
D030A			Vss	_	0.16VDD	V	entire range (Note 4)
D031		with Schmitt Trigger buffer	Vss	_	0.2Vdd	\ \ \ /	entire range
D032		MCLR, RA4/T0CKI	Vss	_	0.2Vdd	\ \	
D033		OSC1 (XT, HS and LP modes)	Vss	_	0.3Vdd	V	(Note(1)
D034		OSC1 (RC mode)	Vss	_	0.1VDD	X	
		Input High Voltage					
	VIH	I/O ports		_		$\backslash \!\!\! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \!$	
D040		with TTL buffer	2.0	_	VDD	\V\	$4.5V \le VDD \le 5.5V \text{ (Note 4)}$
D040A			0.25VDD		Nøb /	V/	entire range (Note 4)
D044		with Cohmitt Trimony buffor	+0.8		Vas		
D041		with Schmitt Trigger buffer	0.8 VD0	/_ /	VDD	.,	entire range
D042		MCLR, RA4/T0CKI	0.8 VDD	/_/	VDD	V	(NI=4= 4)
D043		OSC1 (XT, HS and LP modes)	0.7 VDD	\ \	VDD	V	(Note 1)
D043A	14.040	OSC1 (RC mode)	0.9\VDD		VDD	V	
D050	VHYS	Hysteresis of Schmitt Trigger inputs	1/4/	0.1	_	V	
D070	IPURB	PORTB weak pull-up current	50*	250*	400*	μΑ	VDD = 5.0V, VPIN = VSS
		Input Leakage Current (Note 2,3)					
D060	lıL	I/O ports	_	_	±1	μΑ	Vss ≤ VPIN ≤ VDD, Pin at hi-impedance
D061		MCLR, RA4/TOCKI	_	_	±5	μΑ	Vss ≤ Vpin ≤ Vdd
D063		OSC1	_	_	±5	μΑ	Vss ≤ VPIN ≤ VDD, XT, HS and LP osc configuration

- * These parameters are characterized but not tested.
- † Data in Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: In RC oscillator configuration, the OSC1 pin is a Schmitt Trigger input. Do not drive the PIC16F84A with an external clock while the device is in RC mode, or chip damage may result.
 - 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
 - 3: Negative current is defined as coming out of the pin.
 - **4:** The user may choose the better of the two specs.

9.4 DC CHARACTERISTICS: PIC16F84A-04 (Commercial, Industrial)

PIC16F84A-20 (Commercial, Industrial) PIC16LF84A-04 (Commercial, Industrial)

DC Characteristics All Pins Except Power Supply Pins Standard Operating Conditions (unless otherwise stated)

Operating temperature $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial) -40°C $\le TA \le +85^{\circ}C$ (industrial)

Operating voltage VDD range as described in DC spec Section 9.1

•	. ,		and Secti	on 9.2.	J		•
Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
		Output Low Voltage					\wedge
D080	Vol	I/O ports	_	_	0.6	V	IOL = 8.5 mA, VDD = 4.5V
D083		OSC2/CLKOUT	_	_	0.6	V	IOL = 1.6 mA, VDD = 4.5V, (RC Mode Only)
		Output High Voltage					
D090	Vон	I/O ports (Note 3)	VDD-0.7	_	_	V	$lOH \neq -3.0$ mA, $VDD = 4.5V$
D092		OSC2/CLKOUT (Note 3)	VDD-0.7	_	_	V	IOH = -1.3 mA, VDD = 4.5V
							(RC Mode Only)
		Open Drain High Voltage				1.1	
D150	Vod	RA4 pin	_	_	8.5	\bigvee	
		Capacitive Loading Specs on Output Pins		_			
D100	Cosc ₂	OSC2 pin	_		15	pE /	In XT, HS and LP modes
				\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\		/	when external clock is used to drive OSC1.
D101	Сю	All I/O pins and OSC2 (RC mode)		7	50	pF	dive 3501.
		Data EEPROM Memory			\sim		
D120	ED	Endurance	100*	MOP	_	E/W	25°C at 5V
D121	VDRW	VDD for read/write	AMIN	<u> </u>	5.5	V	Vмім = Minimum operating voltage
D122	TDEW	Erase/Write cycle time	$/ \nearrow \sim$	4	8*	ms	Voltage
		Program Flash Memory					
D130	ЕР	Endurance	100*	1000	_	E/W	
D131	VPR	VDD for read	VMIN	_	5.5	V	VMIN = Minimum operating voltage
D132	VPEW	VDD for erase/write	4.5	_	5.5	V	
D133	TPEW/	Erase/Write cycle time	_	4	8	ms	

These parameters are characterized but not tested.

- 3: Negative current is defined as coming out of the pin.
- 4: The user may choose the better of the two specs.

[†] Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1. In RS oscillator configuration, the OSC1 pin is a Schmitt Trigger input. Do not drive the PIC16F84A with an external clock while the device is in RC mode, or chip damage may result.

^{2:} The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

9.5 AC (Timing) Characteristics

9.5.1 TIMING PARAMETER SYMBOLOGY

The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS


2. TppS

Frequency	Т	Time
symbols (pp) and their meanings:		
		OSC1
		oscillator start-up timer
		power-up timer
		RBx pins
		TOCKI \
	wdt	watchdog timer
symbols and their meanings:		
		Period \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
	/ \	Rise
Invalid (Hi-impedance)	\ \	Valid
Low	Z\\	High Impedance
	symbols (pp) and their meanings: to CLKOUT cycle time I/O port INT pin MCLR symbols and their meanings: Fall High Invalid (Hi-impedance)	symbols (pp) and their meanings: to os,osc CLKOUT ost cycle time pwrt I/O port rbt INT pin t0 MCLR wdt symbols and their meanings: Fall P High Invalid (Hi-impedance)

9.5.2 TIMING CONDITIONS

The temperature and voltages specified in Table 9-2 apply to all timing specifications unless otherwise noted. All timings are measure between high and low measurement points as indicated in Figure 9-1. Figure 9-2 specifies the load conditions for the timing specifications.

TABLE 9-2 TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC



9.5.3 TIMING DIAGRAMS AND SPECIFICATIONS

FIGURE 9-3: EXTERNAL CLOCK TIMING




TABLE 9-3 EXTERNAL CLOCK TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Co	onditions
	Fosc	External CLKIN Frequency ⁽¹⁾	DC	_	2	MHz	XT, RC osc	(-04, LF)
			DC	_	4	MHz	XT, RC 08C	(-04)
			DC	_	20	MHz	HS osc	(-20)
			DC	_	200 /	RHz	LP osc	(-04, LF)
		Oscillator Frequency ⁽¹⁾	DC	_	2	MHz	RC osc	(-04, LF)
			DC	_	<u></u>	MHz	RC øsc	(-04)
			0.1	_	(2	MHz	XT osc	(-04, LF)
			0.1	~	\ \ <u>\</u>	MHz	XT osc	(-04)
			1.0	\leftarrow ,	20	MHz	HS osc	(-20)
			DC	$\wedge - \setminus$	200	√kHz	LP osc	(-04, LF)
1	Tosc	External CLKIN Period ⁽¹⁾	500	/ 7	/ >	ns	XT, RC osc	(-04, LF)
			250	$' \neq /$	$\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $	ns	XT, RC osc	(-04)
		_	100	/-/	> —	ns	HS osc	(-20)
			5.0	(+)		μs	LP osc	(-04, LF)
		Oscillator Period ⁽¹⁾	500	$\backslash \underline{\vee}$	_	ns	RC osc	(-04, LF)
			250	/ —	_	ns	RC osc	(-04)
			500	_	10,000	ns	XT osc	(-04, LF)
			250	_	10,000	ns	XT osc	(-04)
			100	_	1,000	ns	HS osc	(-20)
			5.0			μs	LP osc	(-04, LF)
2	Tcy	Instruction Cycle Time (1)	0.4	4/Fosc	DC	μs		
3	TosL,	Clock in (OSC1) High or Low	60 *	_	_	ns	XT osc	(-04, LF)
	TosH	Time	50 *	_	_	ns	XT osc	(-04)
			2.0 *	_	_	μs	LP osc	(-04, LF)
			35 *	_	_	ns	HS osc	(-20)
4	Tosk,	Clock in (OSC1) Rise or Fall Time	25 *	_	_	ns	XT osc	(-04)
	TosF√		50 *	_	_	ns	LP osc	(-04, LF)
	\triangle		15 *	_		ns	HS osc	(-20)

These parameters are characterized but no tested.

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1 pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

© 1998 Microchip Technology Inc. Preliminary DS35007A-page 49

[†] Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 9-4: CLKOUT AND I/O TIMING




TABLE 9-4 CLKOUT AND I/O TIMING REQUIREMENTS

Parameter No.	Sym	Characteri	stic	Min	Typ†	Max	Units	Conditions
10	TosH2ckL	OSC1↑ to CLKOUT↓	Standard	_	1,5	\$0 *	ns	Note 1
10A			Extended (LF)		15	120 *	ns	Note 1
11	TosH2ckH	OSC1↑ to CLKOUT↑	Standard	\overline{A}	15_	30 *	ns	Note 1
11A			Extended (LF)	1/	15	120 *	ns	Note 1
12	TckR	CLKOUT rise time	Standard	/-/	15	30 *	ns	Note 1
12A			Extended (LF)		15	100 *	ns	Note 1
13	TckF	CLKOUT fall time	Standard	// >	15	30 *	ns	Note 1
13A			Extended (LF)		15	100 *	ns	Note 1
14	TckL2ioV	CLKOUT ↓ to Port out \	valid	_	_	0.5Tcy +20 *	ns	Note 1
15	TioV2ckH	Port in valid before	Standard	0.30Tcy + 30 *	_	_	ns	Note 1
		CLKOUT ↑ /	Extended (LF)	0.30Tcy + 80 *	_	_	ns	Note 1
16	TckH2ioI	Port in hold after CLKO	UT 2/	0 *	_	_	ns	Note 1
17	TosH2ioV	OSC17 (Q1 cycle) to	Standard	_	_	125 *	ns	
		Port out valid	Extended (LF)	_	_	250 *	ns	
18	TosH2iol	OSC1 (Q2 cycle) to	Standard	10 *	_	_	ns	
		Rort input invalid (I/O in hold time)	Extended (LF)	10 *	_	_	ns	
19	TioV2osH	Port input valid to	Standard	-75 *	_	_	ns	
		OSC1↑ (I/O in setup time)	Extended (LF)	-175 *		_	ns	
20//	TipR	Port output rise time	Standard	_	10	35 *	ns	
20A			Extended (LF)	_	10	70 *	ns	
21	TioF	Port output fall time	Standard	_	10	35 *	ns	
21A			Extended (LF)	_	10	70 *	ns	
22	Tinp	INT pin high	Standard	20 *	_	_	ns	
22A		or low time	Extended (LF)	55 *	_	_	ns	
23	Trbp	RB7:RB4 change INT	Standard	Tosc §	_	_	ns	
23A		high or low time	Extended (LF)	Tosc §	_	_	ns	

^{*} These parameters are characterized but not tested.

Note 1: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

[†] Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

[§] By design

FIGURE 9-5: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING




TABLE 9-5 RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER REQUIREMENTS

Parameter							
No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	2*	_	_	μs	VDD = 5.0V, extended
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7 *	18	33 *	ms	VDD = 5.0V, extended
32	Tost	Oscillation Start-up Timer Period		1024Tosc		ms	Tosc = OSC1 period
33	Tpwrt	Power-up Timer Period	28 *	72	132 *	ms	VDD = 5.0V, extended
34	Tioz	I/O Hi-impedance from MCLR Low or reset	_	_	100 *	ns	

* These parameters are characterized but not tested.

© 1998 Microchip Technology Inc. Preliminary DS35007A-page 51

[†] Data in "Typ" column is at 5½ 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 9-6: **TIMERO CLOCK TIMINGS**




TABLE 9-6 TIMERO CLOCK REQUIREMENTS

Parameter No.	Sym	Character	istic	Min	Тур†	Max	Units	Conditions
40	Tt0H	T0CKI High Pulse Width	No Prescaler	0.5Tcy + 20 *	_	_	ns/	
			With Prescaler	50 * 30 *		_ 	ns ns	$2.0V \le VDD \le 3.0V$ $3.0V \le VDD \le 6.0V$
41	TtOL	T0CKI Low Pulse Width	No Prescaler	0.5Tcy + 20 *	_	+,	ns	
			With Prescaler	50 * 20 *	<u>VI</u>	_/	ns ns	$2.0V \ge VDD \le 3.0V$ $3.0V \le VDD \le 6.0V$
42	Tt0P	T0CKI Period		Tcy + 40 *		7	ns	N = prescale value (2, 4,, 256)

These parameters are characterized but not tested.

Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.



10.0 DC & AC CHARACTERISTICS GRAPHS/TABLES

No data available at this time.



NOTES:


11.0 PACKAGING INFORMATION

11.1 Package Marking Information





Example



20L SSOP



Example




Lege	end: MMM	Microchip part number information
	XXX	Customer specific information*
	AA	Year code (last 2 digits of calendar year)
	BB	Week code (week of January 1 is week '01')
	С	Facility code of the plant at which wafer is manufactured
		O = Outside Vendor
		C = 5" Line
		S = 6" Line
		H = 8" Line
	D	Mask revision number
	E	Assembly code of the plant or country of origin in which
		part was assembled
Note	: In the eve	nt the full Microchip part number cannot be marked on one line, it will
	be carried	l over to the next line thus limiting the number of available characters

* Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask rev#, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

for customer specific information.

11.2 <u>K04-007 18-Lead Plastic Dual In-line (P) – 300 mil</u>




Units		INCHES*			M	MILLIMETERS	
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
PCB Row Spacing			0.300			7.62	
Number of Pins	n		18			18	
Pitch	р		0.100			2.54	
Lower Lead Width	В	0.013	0.018	0.023	0.33	0.46	0.58
Upper Lead Width	B1 [†]	0.055	0.060	0.065	1.40	1.52	1.65
Shoulder Radius	R	0.000	0.005	0.010	0.00	0.13	0.25
Lead Thickness	С	0.005	0.010	0.015	0.13	0.25	0.38
Top to Seating Plane	А	0.110	0.155	0.155	2.79	3.94	3.94
Top of Lead to Seating Plane	A1	0.075	0.095	0.115	1.91	2.41	2.92
Base to Seating Plane	A2	0.000	0.020	0.020	0.00	0.51	0.51
Tip to Seating Plane	L.	0.125	0.130	0.135	3.18	3.30	3.43
Package Length	D [‡]	0.890	0.895	0.900	22.61	22.73	22.86
Molded Package Width	E [‡]	0.245	0.255	0.265	6.22	6.48	6.73
Radius to Radius Width	E1	0.230	0.250	0.270	5.84	6.35	6.86
Overall Row Spacing	eВ	0.310	0.349	0.387	7.87	8.85	9.83
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

^{*} Controlling Parameter.

[†] Dimension "B1" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B1."

[‡] Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E."

11.3 <u>K04-051 18-Lead Plastic Small Outline (SO) – Wide, 300 mil</u>



Units		INCHES*			М	ILLIMETER	S
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
Pitch	р		0.050			1.27	
Number of Pins	n		18			18	
Overall Pack. Height	Α	0.093	0.099	0.104	2.36	2.50	2.64
Shoulder Height	A1	0.048	0.058	0.068	1.22	1.47	1.73
Standoff	A2	0.004	0.008	0.011	0.10	0.19	0.28
Molded Package Length	D [‡]	0.450	0.456	0.462	11.43	11.58	11.73
Molded Package Width	E [‡]	0.292	0.296	0.299	7.42	7.51	7.59
Outside Dimension	E1	0.394	0.407	0.419	10.01	10.33	10.64
Chamfer Distance	X	0.010	0.020	0.029	0.25	0.50	0.74
Shoulder Radius	R1	0.005	0.005	0.010	0.13	0.13	0.25
Gull Wing Radius	R2	0.005	0.005	0.010	0.13	0.13	0.25
Foot Length	L	0.011	0.016	0.021	0.28	0.41	0.53
Foot Angle	φ	0	4	8	0	4	8
Radius Centerline	L1	0.010	0.015	0.020	0.25	0.38	0.51
Lead Thickness	С	0.009	0.011	0.012	0.23	0.27	0.30
Lower Lead Width	B [†]	0.014	0.017	0.019	0.36	0.42	0.48
Mold Draft Angle Top	α	0	12	15	0	12	15
Mold Draft Angle Bottom	β	0	12	15	0	12	15


^{*} Controlling Parameter.

© 1998 Microchip Technology Inc. Preliminary DS35007A-page 57

[†] Dimension "B" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B."

[‡] Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E."

11.4 K04-072 20-Lead Plastic Shrink Small Outine (SS) – 5.30 mm



Units		INCHES			М	ILLIMETERS	S*
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
Pitch	р		0.026			0.65	
Number of Pins	n		20			20	
Overall Pack. Height	Α	0.068	0.073	0.078	1.73	1.86	1.99
Shoulder Height	A1	0.026	0.036	0.046	0.66	0.91	1.17
Standoff	A2	0.002	0.005	0.008	0.05	0.13	0.21
Molded Package Length	D [‡]	0.278	0.283	0.289	7.07	7.20	7.33
Molded Package Width	E [‡]	0.205	0.208	0.212	5.20	5.29	5.38
Outside Dimension	E1	0.301	0.306	0.311	7.65	7.78	7.90
Shoulder Radius	R1	0.005	0.005	0.010	0.13	0.13	0.25
Gull Wing Radius	R2	0.005	0.005	0.010	0.13	0.13	0.25
Foot Length	L	0.015	0.020	0.025	0.38	0.51	0.64
Foot Angle	ф	0	4	8	0	4	8
Radius Centerline	L1	0.000	0.005	0.010	0.00	0.13	0.25
Lead Thickness	С	0.005	0.007	0.009	0.13	0.18	0.22
Lower Lead Width	Β [†]	0.010	0.012	0.015	0.25	0.32	0.38
Mold Draft Angle Top	α	0	5	10	0	5	10
Mold Draft Angle Bottom	β	0	5	10	0	5	10

Controlling Parameter.

[†] Dimension "B" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B."

[‡] Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E."

APPENDIX A: REVISION HISTORY

Version	Date	Revision Description
А	9/14/98	This is a new data sheet. However, the devices described in this data sheet are the upgrades to the devices found in the <i>PIC16F8X Data Sheet</i> , DS30430C.

APPENDIX B: CONVERSION CONSIDERATIONS

Considerations for converting from one PIC16X8X device to another are listed in Table B-1.

TABLE B-1: CONVERSION CONSIDERATIONS - PIC16C84, PIC16F83/F84, PIC16CR83/CR84, PIC16F84A

Difference	PIC16C84	PIC16F83/F84	PIC16CR83/ CR84	PIC16F84A
Program Memory size	1k x 14	512 x 14 / 1k x 14	512 x 14 / 1k x 14	1k x 14
Data Memory size	36 x 8	36 x 8 / 68 x 8	36 x 8 / 68 x 8	68 x 8
Voltage Range	2.0V - 6.0V (-40°C to +85°C)	2.0V - 6.0V (-40°C to +85°C)	2.0V - 6.0V (-40°C to +85°C)	2.0V - 5.5V (-40°C to +125°C)
Maximum Operat- ing Frequency	10MHz	10MHz	10MHz	20MHz
Supply Current (IDD). See parameter # D014 in the electrical spec's for more detail.	IDD (typ) = 60μA IDD (max) = 400μA (LP osc, Fosc = 32kHz, VDD = 2.0V, WDT disabled)	IDD (typ) = 15μA IDD (max) = 45μA (LP osc, Fosc = 32kHz, VDD = 2.0V, WDT disabled)	IDD (typ) = 15μA IDD (max) = 45μA (LP osc, Fosc = 32kHz, VDD = 2.0V, WDT disabled)	IDD (typ) = 15μA IDD (max) = 45μA (LP osc, Fosc = 32kHz, VDD = 2.0V, WDT disabled)
Power-down Current (IPD). See parameters # D020, D021, and D021A in the electrical spec's for more detail.	IPD (typ) = 26μA IPD (max) = 100μA (VDD = 2.0V, WDT disabled, industrial)	$\begin{aligned} &\text{IPD (typ)} = 0.4 \mu A \\ &\text{IPD (max)} = 9 \mu A \\ &\text{(VDD} = 2.0 \text{V, WDT} \\ &\text{disabled, industrial)} \end{aligned}$	IPD (typ) = 0.4μA IPD (max) = 6μA (VDD = 2.0V, WDT disabled, industrial)	IPD (typ) = 0.4μA IPD (max) = 9μA (VDD = 2.0V, WDT disabled, industrial)
Input Low Voltage (VIL). See parame- ters # D032 and D034 in the electri- cal spec's for more detail.	VIL (max) = 0.2VDD (Osc1, RC mode)	VIL (max) = 0.1VDD (Osc1, RC mode)	VIL (max) = 0.1VDD (Osc1, RC mode)	VIL (max) = 0.1VDD (Osc1, RC mode)
Input High Voltage (VIH). See parameter # D040 in the electrical spec's for more detail.	VIH (min) = 0.36 VDD (I/O Ports with TTL, 4.5 V \leq VDD \leq 5.5 V)	VIH (min) = $2.4V$ (I/O Ports with TTL, $4.5V \le VDD \le 5.5V$)	VIH (min) = $2.4V$ (I/O Ports with TTL, $4.5V \le VDD \le 5.5V$)	VIH (min) = 2.4V (I/O Ports with TTL, $4.5V \le VDD \le 5.5V$)
Data EEPROM Memory Erase/Write cycle time (TDEW). See parameter # D122 in the electrical spec's for more detail.	TDEW (typ) = 10ms TDEW (max) = 20ms	TDEW (typ) = 10ms TDEW (max) = 20ms	TDEW (typ) = 10ms TDEW (max) = 20ms	TDEW (typ) = 4ms TDEW (max) = 10ms

TABLE B-1: CONVERSION CONSIDERATIONS - PIC16C84, PIC16F83/F84, PIC16CR83/CR84, PIC16F84A

Difference	PIC16C84	PIC16F83/F84	PIC16CR83/ CR84	PIC16F84A
Port Output Rise/Fall time (TioR, TioF). See parameters #20, 20A, 21, and 21A in the electrical spec's for more detail.	TioR, TioF (max) = 25ns (C84) TioR, TioF (max) = 60ns (LC84)	TioR, TioF (max) = 35ns (C84) TioR, TioF (max) = 70ns (LC84)	TioR, TioF (max) = 35ns (C84) TioR, TioF (max) = 70ns (LC84)	TioR, TioF (max) = 35ns (C84) TioR, TioF (max) = 70ns (LC84)
MCLR on-chip filter. See parameter #30 in the electrical spec's for more detail.	No	Yes	Yes	Yes
PORTA and crystal oscillator values less than 500kHz	For crystal oscillator configurations operating below 500kHz, the device may generate a spurious internal Q-clock when PORTA<0> switches state.	tor configurations operating below 500kHz, the device may generate a spu- rious internal Q-clock when PORTA<0>switches		N/A
RB0/INT pin	TTL	TTL/ST* (* Schmitt Trigger)	TTL/ST* (* Schmitt Trigger)	TTL/ST* (* Schmitt Trigger)
EEADR<7:6> and IDD	It is recommended that the EEADR<7:6> bits be cleared. When either of these bits is set, the maximum IDD for the device is higher than when both are cleared.	N/A	N/A	N/A
The polarity of the PWRTE bit	PWRTE	PWRTE	PWRTE	PWRTE
Recommended value of REXT for RC oscillator circuits	REXT = 3 k $Ω$ - 100 k $Ω$	REXT = 5 k Ω - 100 k Ω	REXT = 5 k Ω - 100 k Ω	REXT = 3 k Ω - 100 k Ω
GIE bit unintentional enable	If an interrupt occurs while the Global Interrupt Enable (GIE) bit is being cleared, the GIE bit may unintentionally be re-enabled by the user's Interrupt Service Routine (the RETFIE instruction).	N/A	N/A	N/A
Packages	PDIP, SOIC	PDIP, SOIC	PDIP, SOIC	PDIP, SOIC, SSOP



NOTES:

APPENDIX C: MIGRATION FROM BASELINE TO MIDRANGE DEVICES

This section discusses how to migrate from a baseline device (i.e., PIC16C5X) to a midrange device (i.e., PIC16CXXX).

The following is the list of feature improvements over the PIC16C5X microcontroller family:

- Instruction word length is increased to 14 bits.
 This allows larger page sizes both in program memory (2K now as opposed to 512 before) and the register file (128 bytes now versus 32 bytes before).
- A PC latch register (PCLATH) is added to handle program memory paging. PA2, PA1 and PA0 bits are removed from the status register and placed in the option register.
- Data memory paging is redefined slightly. The STATUS register is modified.
- Four new instructions have been added: RETURN, RETFIE, ADDLW, and SUBLW. Two instructions, TRIS and OPTION, are being phased out although they are kept for compatibility with PIC16C5X.
- OPTION and TRIS registers are made addressable.
- Interrupt capability is added. Interrupt vector is at 0004h.
- 7. Stack size is increased to 8 deep.
- 8. Reset vector is changed to 0000h.
- Reset of all registers is revisited. Five different reset (and wake-up) types are recognized. Registers are reset differently.
- Wake up from SLEEP through interrupt is added.
- 11. Two separate timers, the Oscillator Start-up Timer (OST) and Power-up Timer (PWRT), are included for more reliable power-up. These timers are invoked selectively to avoid unnecessary delays on power-up and wake-up.
- 12. PORTB has weak pull-ups and interrupt on change features.
- 13. T0CKI pin is also a port pin (RA4/T0CKI).
- 14. FSR is a full 8-bit register.
- "In system programming" is made possible. The user can program PIC16CXX devices using only five pins: VDD, VSS, VPP, RB6 (clock) and RB7 (data in/out).

To convert code written for PIC16C5X to PIC16F84A, the user should take the following steps:

- Remove any program memory page select operations (PA2, PA1, PA0 bits) for CALL, GOTO.
- 2. Revisit any computed jump operations (write to PC or add to PC, etc.) to make sure page bits are set properly under the new scheme.
- 3. Eliminate any data memory page switching. Redefine data variables for reallocation.
- 4. Verify all writes to STATUS, OPTION, and FSR registers since these have changed.
- 5. Change reset vector to 0000h.

INDEX	INTCON Register7, 10		
٨	EEIE Bit		
A	GIE Bit		
Absolute Maximum Ratings41	INTE Bit		,
AC (Timing) Characteristics47	INTF Bit		
Architecture, Block Diagram3	RBIE Bit		
Assembler	RBIF Bit		
MPASM Assembler	TOIE Bit		
В	TOIF Bit		
	Interrupt Sources		
Banking, Data Memory	Block Diagram		
C	Data EEPROM Write Complete		
CLKIN Pin4	Interrupt on Change (RB7:RB4)		
CLKOUT Pin	RB0/INT Pin, External 4		
Code Protection	TMR0 Overflow		
·	Interrupts, Context Saving During		29
Configuration Bits	Interrupts, Enable Bits		
Conversion Considerations	Data EEPROM Write Complete Enable	4	0.00
D	(EEIE Bit)		
Data EEPROM Memory19	Global Interrupt Enable (GIE Bit)		10
EEADR Register	Interrupt on Change (RB7:RB4) Enable		4.
EECON1 Register	(RBIE Bit) RB0/INT Enable (INTE Bit)		
EECON2 Register			
EEDATA Register	TMR0 Overflow Enable (T0IE Bit) Interrupts, Flag Bits		
Write Complete Enable (EEIE Bit)	Data EEPROM Write Complete Flag		20
Write Complete Flag (EEIF Bit)	(EEIF Bit)	1	10 20
Data EEPROM Write Complete	Interrupt on Change (RB7:RB4) Flag (RBIF E		,
Data Memory6	RB0/INT Flag (INTF Bit)		
Bank Select (RP0 Bit)	TMR0 Overflow Flag (T0IF Bit)		
Banking6	TWING Overnow Flag (Toll Bit)		10
DC & AC Characteristics Graphs/Tables53	K		
DC Characteristics	KeeLoq® Evaluation and Programming Tools		38
Development Support35			0
Development Tools35	M		
·	Master Clear (MCLR)		
E	MCLR Pin		
EECON1 Register19	MCLR Reset, Normal Operation		23
EEIF Bit19, 29	MCLR Reset, SLEEP		
RD Bit19	Memory Organization		
WR Bit19	Data EEPROM Memory		19
WREN Bit19	Data Memory		
WRERR Bit19	Program Memory		!
Electrical Characteristics41	Migration from Baseline to Midrange Devices		
Endurance1	MPLAB Integrated Development Environment		
Errata2	Software		3
External Power-on Reset Circuit25			
F	0		
	On-Line Support		
Firmware Instructions	OPCODE Field Descriptions		33
ftp site	OPTION_REG Register 7, 9	, 16, 1	8, 24
Fuzzy Logic Dev. System (fuzzyTECH®-MP)37	INTEDG Bit		9, 29
1	PS2:PS0 Bits		9, 17
	PSA Bit		9, 17
I/O Ports	RBPU Bit		9
ICEPIC Low-Cost PIC16CXXX In-Circuit Emulator 35	T0CS Bit		9
ID Locations	T0SE Bit		9
In-Circuit Serial Programming (ICSP)21, 32	OSC1 Pin		4
Indirect Addressing11	OSC2 Pin		
FSR Register	Oscillator Configuration	2	<u>2</u> 1, 22
INDF Register	HS	2	22, 28
Instruction Format	LP	2	22, 28
Instruction Set	RC		
Summary Table	Selection (FOSC1:FOSC0 Bits)		
INT Interrupt (RB0/INT)	ΧT	2	22 28

P		S
Packaging	55	Saving W Register and STATUS in RAM29
PICDEM-1 Low-Cost PICmicro Demo Board	36	SEEVAL® Evaluation and Programming System 37
PICDEM-2 Low-Cost PIC16CXX Demo Board	36	SLEEP 21, 23, 29, 31
PICDEM-3 Low-Cost PIC16CXXX Demo Board		Software Simulator (MPLAB-SIM)
PICSTART® Plus Entry Level Development System		Special Features of the CPU
Pinout Descriptions		Special Function Registers
•		Speed, Operating
Pointer, FSR		
PORTA4	-	Stack
Initializing		STATUS Register
PORTA Register		C Bit
RA3:RA0 Block Diagram		<u>DC</u> Bit 8, 34
RA4 Block Diagram		PD Bit 8, 23, 28, 31, 32, 34
RA4/T0CKI Pin4, 13		Reset Conditions24
TRISA Register	3, 24	RP0 Bit
PORTB4		TO Bit 8, 23, 28, 30, 31, 32, 34
Initializing	15	Z Bit
PORTB Register		
Pull-up Enable (RBPU Bit)		Т
RB0/INT Edge Select (INTEDG Bit)		Time-out (TO) Bit. See Power-on Reset (POR)
RB0/INT Pin, External		Timer0
		Block Diagram
RB3:RB0 Block Diagram		· · · · · · · · · · · · · · · · · · ·
RB7:RB4 Block Diagram		Clock Source Edge Select (TOSE Bit)
RB7:RB4 Interrupt on Change4, 15		Clock Source Select (TOCS Bit)
RB7:RB4 Interrupt on Change Enable (RBIE Bit)		Overflow Enable (T0IE Bit)
RB7:RB4 Interrupt on Change Flag (RBIF Bit) 10		Overflow Flag (T0IF Bit)10, 18, 29
TRISB Register		Overflow Interrupt 18, 29
Power-on Reset (POR)21, 23	3, 25	RA4/T0CKI Pin, External Clock
Oscillator Start-up Timer (OST)21	, 25	TMR0 Register
PD Bit8, 23, 28, 31, 32	2, 34	Timing Diagrams
Power-up Timer (PWRT)21	. 25	Diagrams and Specifications49
PWRT Enable (PWRTE Bit)		Time-out Sequence on Power-up 26, 27
Time-out Sequence		
Time-out Sequence on Power-up		W
TO Bit		W Register
Prescaler		Wake-up from SLEEP 21, 25, 28, 29, 31
Assignment (PSA Bit)		Interrupts
		MCLR Reset
Block Diagram		WDT Reset
Rate Select (PS2:PS0 Bits)		Watchdog Timer (WDT)
Switching Prescaler Assignment		
PRO MATE® II Universal Programmer		Block Diagram
Product Identification System		Enable (WDTE Bit)
Program Counter		Programming Considerations
PCL Register7, 11		RC Oscillator
PCLATH Register7, 11	, 24	Time-out Period30
Reset Conditions	24	WDT Reset, Normal Operation
Program Memory	5	WDT Reset, SLEEP23, 31
General Purpose Registers		WWW, On-Line Support
Interrupt Vector5		
Reset Vector		
Special Function Registers		
Programming, Device Instructions		
1 Togramming, Device manacions	55	
R		
RAM. See Data Memory		
Reader Response	66	
Register File		
Reset		
Block Diagram		
Reset Conditions for All Registers		
Reset Conditions for Program Counter		
Reset Conditions for STATUS Register		
WDT Reset. See Watchdog Timer (WDT)		
TID I ROOOL COO Tratolidog Tillioi (TID I)		

ON-LINE SUPPORT

Microchip provides on-line support on the Microchip World Wide Web (WWW) site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

Connecting to the Microchip Internet Web Site

The Microchip web site is available by using your favorite Internet browser to attach to:

www.microchip.com

The file transfer site is available by using an FTP service to connect to:

ftp://ftp.futureone.com/pub/microchip

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked Questions
- Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- · Listing of seminars and events

Systems Information and Upgrade Hot Line

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive any currently available upgrade kits. The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and

1-602-786-7302 for the rest of the world.

980106

Trademarks: The Microchip name, logo, PIC, PICSTART, PICMASTER and PRO MATE are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. PICmicro, *Flex*ROM, MPLAB and *fuzzyLAB* are trademarks and SQTP is a service mark of Microchip in the U.S.A.

All other trademarks mentioned herein are the property of their respective companies.

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (602) 786-7578.

Please list the following information, and use this outline to provide us with your comments about this Data Sheet.

To:	Technical Publications Manager	Total Pages Sent
RE:	Reader Response	
Fror	m: Name	
App	lication (optional):	FAX: ()
	uld you like a reply?YN	
		e Number: DS35007A
	estions:	
1.	What are the best features of this docume	nt?
2.	How does this document meet your hardw	are and software development needs?
3.	Do you find the organization of this data sh	neet easy to follow? If not, why?
4	What additions to the data sheet do you th	nink would enhance the structure and subject?
5.	What deletions from the data sheet could I	be made without affecting the overall usefulness?
•		
6.	Is there any incorrect or misleading inform	ation (what and where)?
7.	How would you improve this document?	
8.	How would you improve our software, syst	ems, and silicon products?

PIC16F84A PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

10 01401 01 0014111	information, e.g., on pricing or delivery, refer to the factory	of the noted caree emice.
PART NO. Device	-XX X /XX XXX Frequency Temperature Package Pattern Range Range	Examples: a) PIC16F84A -04/P 301 = Commercial temp., PDIP package, 4 MHz, normal
Device	PIC16F84A ⁽¹⁾ , PIC16F84AT ⁽²⁾ PIC16LF84A ⁽¹⁾ , PIC16LF84AT ⁽²⁾	VDD limits, QTP pattern #301. b) PIC16LF84A - 04I/SO = Industrial temp., SOIC package, 200 kHz, Extended VDD
Frequency	04 = 4 MHz	limits.
Range	20 = 20 MHz	c) PIC16F84A - 20I/P = Industrial temp.,
Temperature Range	blank = 0° C to +70°C (Commercial) I = -40°C to +85°C (Industrial)	PDIP package, 20MHz, normal VDD limits.
Package	P = PDIP SO = SOIC (Gull Wing, 300 mil body) SS = SSOP	Note 1: F = Standard VDD range LF = Extended VDD range
Pattern	3-digit Pattern Code for QTP, ROM (blank otherwise)	2: T = in tape and reel - SOIC, SSOP packages only.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office

Microchip Technology Inc. 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 602-786-7200 Fax: 602-786-7277 Technical Support: 602 786-7627 Web: http://www.microchip.com

Atlanta

Microchip Technology Inc. 500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770-640-0034 Fax: 770-640-0307

Boston

Microchip Technology Inc. 5 Mount Royal Avenue Marlborough, MA 01752 Tel: 508-480-9990 Fax: 508-480-8575

Chicago

Microchip Technology Inc. 333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Microchip Technology Inc. 14651 Dallas Parkway. Suite 816 Dallas, TX 75240-8809 Tel: 972-991-7177 Fax: 972-991-8588

Dayton

Microchip Technology Inc. Two Prestige Place, Suite 150 Miamisburg, OH 45342 Tel: 937-291-1654 Fax: 937-291-9175

Microchip Technology Inc. 42705 Grand River, Suite 201 Novi, MI 48375-1727 Tel: 248-374-1888 Fax: 248-374-2874

Los Angeles

Microchip Technology Inc. 18201 Von Karman, Suite 1090 Irvine, CA 92612 Tel: 714-263-1888 Fax: 714-263-1338

New York

Microchip Technology Inc. 150 Motor Parkway, Suite 202 Hauppauge, NY 11788 Tel: 516-273-5305 Fax: 516-273-5335

San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

AMERICAS (continued)

Toronto

Microchip Technology Inc. 5925 Airport Road, Suite 200 Mississauga, Ontario L4V 1W1, Canada Tel: 905-405-6279 Fax: 905-405-6253

ASIA/PACIFIC

Microchip Asia Pacific

Hong Kong

RM 3801B, Tower Two Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2-401-1200 Fax: 852-2-401-3431

Microchip Technology Inc. India Liaison Office No. 6, Legacy, Convent Road Bangalore 560 025, India Tel: 91-80-229-0061 Fax: 91-80-229-0062

Japan

Microchip Technology Intl. Inc. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa 222-0033 Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea

Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea Tel: 82-2-554-7200 Fax: 82-2-558-5934

Shanghai

Microchip Technology RM 406 Shanghai Golden Bridge Bldg. 2077 Yan'an Road West, Hong Qiao District Shanghai, PRC 200335 Tel: 86-21-6275-5700 Fax: 86 21-6275-5060

ASIA/PACIFIC (continued)

Singapore

Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore 188980 Tel: 65-334-8870 Fax: 65-334-8850

Taiwan, R.O.C

Microchip Technology Taiwan 10F-1C 207 Tung Hua North Road Taipei, Taiwan, ROC

Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

United Kingdom

Arizona Microchip Technology Ltd. 505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44-1189-21-5858 Fax: 44-1189-21-5835

Arizona Microchip Technology SARL Zone Industrielle de la Bonde 2 Rue du Buisson aux Fraises 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany

Arizona Microchip Technology GmbH Gustav-Heinemann-Ring 125 D-81739 Müchen, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44

Italy

Arizona Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan, Italy Tel: 39-39-6899939 Fax: 39-39-6899883

9/8/98



Microchip received ISO 9001 Quality System certification for its worldwide headquarters, design, and wafer fabrication facilities in January, 1997. Our field-programmable PICmicro™ 8-bit MCUs, Serial EEPROMs, related specialty memory products and development systems conform to the stringent quality standards of the International Standard Organization (ISO).

All rights reserved. © 1998 Microchip Technology Incorporated. Printed in the USA. 9/98 📢 Printed on recycled paper.



Information contained in this publication regarding device applications and the like is intended for suggestion only and may be superseded by updates. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights. The Microchip logo and name are registered trademarks of Microchip Technology Inc. in the U.S.A. and other countries. All rights reserved. All other trademarks mentioned herein are the property of their respective companies.